• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
      • SpeedBridge IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Ethernet - up to 800G Verification IP

Ethernet - up to 800G Verification IP

The 10/100/1G/2.5G/5G/10G/40G/100G/200G/400G/800G Ethernet Verification IP is compliant with IEEE 802.3 specifications and verifies MAC-to-PHY and PHY-to-MAC layer interfaces of designs with a 10/100/1G/2.5G/5G/10G/25G/40G/50G/100G/200G/400G/800G Ethernet interface. It can work with SystemVerilog,Vera, SystemC, E and Verilog HDL environment. Ethernet Verification IP is developed by experts in Ethernet, who have developed ethernet products in companies like Intel, Cortina-Systems, Emulex, Cisco. We know what it takes to verify a ethernet product.

Ethernet - up to 800G Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Ethernet - up to 800G Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports 2.5G and 5G Speeds as per 802.3cb
    • 2.5GBASE-KX
    • 5GBASE-KR
    • 2.5GBASE-T
    • 5GBASE-T
  • Supports 200G and 400G Speeds as per 802.3bs
    • 200GBase_KR8
    • 200GBase_KR4
    • 200GBase_KR2
    • 400GBase_KR4
    • 400GBase_KR8
    • 400GBase_KR16
    • Supports CDAUI_16
    • Supports CDMII
    • Supports FEC
    • Supports scrambler
    • Supports backplane auto-negotiation
  • Supports 800G Speeds as per 802.3bs
    • 800GBase_KR16
    • Supports 800GMII
    • Supports Reed - Solomon FEC
    • Supports scrambler
    • Supports backplane auto-negotiation
  • Supports 100G as per 802.3ba and 802.3bj
    • Supports CGMII
    • Supports 100GBase-KR10/100GBase-CR10/100GBase-SR10
    • Supports 100GBase-ER4/100GBase-LR4
    • Supports 100GBase-KR4
    • Supports 100GBase-KR2
    • Supports 100GBase-KR
    • Supports 100GBase-R
    • Supports 100GBASE-KP4 with PMA enable.
    • Supports Gray coding and Precoding as per Spec IEEE 802.3
    • Supports CAUI_4
    • Supports RS_FEC(clause 91)
    • Supports scrambler
    • Supports backplane auto-negotiation
  • Supports 40G as per 802.3ba
    • Supports XLGMII
    • Supports 40GBase-KR4/40GBase-CR4/40GBase-SR4/40GBase-LR4
    • Supports FEC
    • Supports scrambler
    • Supports backplane auto-negotiation
  • Supports 25G and 50G Speeds
    • 25GBase_R
    • 25GBase_KR
    • 50GBase_KR
    • 50GBase_KR2
    • Supports FEC
    • Supports scrambler
    • Supports backplane auto-negotiation
  • Supports 10G as per 802.3
    • Supports XGMII
    • Supports XTBI (i.e Output of 8b/10b PCS)
    • SUpports XAUI, RXAUI and 10GBASE-KX4
    • Supports 10GBASE-KR with scrambler
    • Supports FEC for 10GBase-KR
    • Supports USXGMII
    • Supports scrambler
    • Supports backplane auto-negotiation for 10GBase-KX4 and 10GBase-KR
  • Supports 1G
    • Supports GMII
    • Supports TBI (i.e Output of 8b/10b PCS)
    • Supports SGMII/SGMII_TBI as per specification 1.8
    • Supports QSGMII as per specification 1.2
    • Supports USGMII as per specification 3.0 and 3.1(5G and 10G)
    • Supports RGMII/RTBI as per specification 2.0
    • Supports 1000Base-KX
    • Supports 1GBASE-SX and 1GBASE-LX
    • Supports clause 73 backplane auto-negotiation for 1000Base-KX
    • Supports clause 37 auto-negotiation
    • Supports SGMII auto-negotiation
    • Supports QSGMII auto-negotiation
    • Supports USGMII auto-negotiation and packets
    • Supports full duplex and half duplex of operation
  • Supports 100M
    • Supports MII
    • Supports SMII as per specification 2.1
    • Supports RMII as per specification 1.2
    • Supports 100BASE-FX
  • Full support for IEEE 1588-2002 and IEEE 1588-2008
  • Full support for IEEE 802.3BG
  • Full support for IEEE 802.1AZ (Energy Efficient Ethernet)
  • Supports the following TSN protocols:
    • Full support for IEEE 802.1BA
    • Full support for IEEE 802.1Qat
    • Full support for IEEE 802.1Qav
    • Full support for IEEE 802.1Q
    • Full support for IEEE 802.1AS
    • Full support for IEEE 802.1Qbv
    • Full support for IEEE 802.1Qbu
    • Full support for IEEE 802.1Qca
    • Full support for IEEE 802.1CB
    • Full support for IEEE 802.1Qcc
    • Full support for IEEE 802.1Qci
    • Full support for IEEE 802.1Qch
    • Full support for IEEE 802.1CM
    • Full support for IEEE 802.1Qcr
    • Full support for IEEE 802.1CS
    • Full support for IEEE 802.3br
  • Supports G.999.1 interface
  • Ethernet Verification IP comes with complete UNH Test suite
  • Supports the following upper layer protocols
    • IPV4
    • IPV6
    • TCP
    • UDP
    • ICMP
    • ARP
    • GRE
    • NVGRE
    • VXLAN
    • PPPOE
    • EAPoL
    • FCOE
    • RARP
    • IPsec
    • MACSEC
    • Wake on LAN
    • Slow protocol
  • Supports RoCE
  • Supports IP in IP
  • Supports Q in Q
  • Supports USXGMII
    • Supports single port USXGMII as per specification 2.5
    • Supports multi port USXGMII as per specification 2.2
  • Forty Bit Interface (XFBI)
  • XSBI Interface (16-bit)
  • XSBI Interface (20-bit)
  • XLSBI Interface(16X4 40 PCS Interface)
  • XLSBI Interface(20X4 40 PCS Interface)
  • CSBI(20 lane) Interface (8,10,16,20,32,64,80,128 bit)
  • CSBI(10 lane) Interface (8,10,16,20,32,64,80,128 bit)
  • CSBI(10 lane) Interface (8,10,16,20,32,64,80,128 bit)
  • PCS to Serdes interface supports all widths
  • Supports CDR for serial protocols
  • Supports WAN Interface Sublayer (WIS), type 10GBASE-W
  • Supports MDIO slave and master model as per Clause 22 and Clause 45
  • Glitch insertion and detection
  • Supports all types of TX and RX errors insertion/detection at each layer.
  • Comes with Tx BFM, Rx BFM, and Monitor
  • Monitor supports detection of all protocol violations
  • Supports Pause frame generation and detection
  • Built in coverage analysis
  • Callbacks in master and slave for various events
  • Status counters for various events in bus
  • Functional safety features (B: No certification, with safety features, in line with the development process)
Benefits
  • Faster testbench development and more complete verification of Ethernet designs
  • Easy to use command interface simplifies testbench control and configuration of TX and RX
  • Simplifies results analysis
  • Runs in every major simulation environment
Ethernet Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Ethernet Verification env contains following.

  • Complete regression suite (UNH) containing all the Ethernet testcases.
  • Examples showing how to connect various components, and usage of TXRX BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.