• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IP's
      • MIPI Verification IP's
      • Networking and SOC Verification IP's
      • Automotive And Serial Bus Verification IP's
      • Storage And Video Verification IP's
    • Memory Model's
      • DDR SDRAM Memory Models
      • Low Power Memory Models
      • Graphics Memory Models
      • Flash Memory Models
      • High Bandwidth Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
      • Non volatile Memory Models
      • DIMM Memory Models
      • Misc Memory Models
      • DFI Verification IP's
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IP (Assertion IP)
      • Networking and SOC Assertion IP's
      • DDR SDRAM Memory Assertion IP's
      • Low Power Memory Assertion IP's
      • Graphics Memory Assertion IP's
      • SDRAM Memory Assertion IP's
      • DFI Assertion IP's
      • Serial Assertion IP's
    • Post Silicon Validation IP's
      • MIPI Post Silicon Validation IP's
    • Design IP's
      • MIPI Design IP's
      • Networking and SOC Design IP's
      • DMA Controller Design IP's
      • Automotive Design IP's
      • Serial Bus Design IP's
      • Audio Video Design IP's
      • Memory Controller Design IP's
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

100GBase-KR10/CR10/SR10/LR4 VIP

100GBase-KR10/CR10/SR10/LR4 VIP

The 100GBase-KR10/CR10/SR10/LR4 Ethernet Verification IP is compliant with IEEE 802.3ba specifications and verifies MAC-to-PHY layer interfaces of designs with a 10G Ethernet interface 100GBase-KR10/CR10/SR10/LR4. It can work with SystemVerilog, Vera, SystemC, E and Verilog HDL environment. 100GBase-KR10/CR10/SR10/LR4 verification IP is developed by experts in Ethernet, who have developed ethernet products in companies like Intel, Cortina-Systems, Emulex, Cisco. We know what it takes to verify a ethenet product.

100GBase-KR10/CR10/SR10/LR4 VIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

100GBase-KR10/CR10/SR10/LR4 VIP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports 100GBase-KR10/CR10/SR10/LR4 interface as per the specification defined in IEEE 802.3ba
  • Supports scrambler
  • Supports FEC
  • Supports backplane auto-negotation
  • Supports 100GBASE-KP4 with PMA enable.
  • Supports Gray coding and Precoding as per Spec IEEE 802.3
  • Supports all types of 100GBase-KR10/CR10/SR10/LR4 TX and RX errors insertion/detection.
    • Oversize, undersize, inrange, out of range Packet size errors
    • Missing SPD/EPD/SFD framing errors
    • SFD on wrong lane
    • CRC Error
    • Lane skew insertion
    • Disparity error injection
    • Invalid /D/ and /K/ character injection
    • Variable preamble and IPG insertion
    • Invalid block code insertion
    • Sync bit corruption
    • FEC error injection
    • Scrambler error injection
  • Comes with 100GBase-KR10/CR10/SR10/LR4 Tx BFM, 100GBase-KR10/CR10/SR10/LR4 Rx BFM, and 100GBase-KR10/CR10/SR10/LR4 PCS Monitor
  • Monitor supports detection of all protocol violations.
  • Supports Pause frame generation and detection.
  • Built in coverage analysis.
Benefits
  • Faster testbench development and more complete verification of 100GBase-KR10/CR10/SR10/LR4 designs.
  • Easy to use command interface simplifies testbench control and configuration of 100GBase-KR10/CR10/SR10/LR4 TX and RX.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
100GBase-KR10/CR10/SR10/LR4 Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's 100GBase-KR10/CR10/SR10/LR4 Verification env contains following.

  • Complete regression suite containing all the testcases.
  • Examples showing how to connect various components, and usage of TXRX BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Give us your feedback

Was this page helpful?
Ask us a question or get help

Talk to Us

Partner with us

Develop Custom VIP's
Partner for design IP's

Send Enquiry

Quick Contact

A value is required.
A value is required.
A value is required.
A value is required.
Copyright © 2020 SmartDV Technologies India Private Limited All rights reserved.