• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

USB PD Verification IP

USB PD Verification IP

USB Power Delivery Verification IP provides an smart way to verify the USB Power Delivery. The SmartDV's USB Power Delivery Verification IP is fully compliant with standard USB Power Delivery Specification.

USB Power Delivery VIP has a rich set of configuration parameters to control USB POWER DELIVERY functionality. The USB POWER DELIVERY VIP includes an extensive test suite covering most of the possible scenarios. It has the Ability to detect and insert various types of error and also performs all possible protocol tests in a directed or a highly randomized fashion which adds the possibility to create the widest range of scenarios to verify the DUT effectively. This way it detects the violation of protocol completely.

USB PD Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

USB PD Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • VIP Features
  • Built in functional coverage analysis
  • Testsuite to test each and every feature of specification
  • Notifies the test bench of significant events such as transactions, warnings, and protocol violations
  • USB POWER DELIVERY Verification IP comes with complete test suite to verify each and every feature of USB POWER DELIVERY and TYPE-C specification
  • FIFO depth programmable
  • Auto response generation
  • Build in protocol checks
  • Supports TYPE-C, TYPE-B and TYPE-A interface
  • USB PD Features
  • Supports USB Power Delivery Specification 3.1,3.0,2.0 and 1.0
  • Supports Cable plug communication
  • Supports all Resets: Hard, Soft and Cable Resets
  • Supports all types of packets.
  • Supports BFSK and BMC signaling of physical layer
  • Support BIST.
  • Supports Timers as per specification
  • Supports Counters as per specification
  • Supports data role swap and power role swap
  • Supports Structured and Unstructured VDM
  • Error Injection
    • CRC error
    • Message type errors
  • Supports Device and System Policy
  • Supports injecting timing variations in physical layer
  • Supports all Swappings: Power role, Data role, Fast power role and Vconn swap
  • Supports chunked transaction
  • Supports included extended power supply capabilities and status.
Benefits
  • Faster test bench development and more complete verification of USB POWER DELIVERY designs.
  • Easy to use command interface simplifies test bench control and configuration of VIP.
  • Simplifies results analysis.
  • Runs in every major simulation environment
USB Power Delivery Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's USB Power Delivery Verification env contains following.

  • Complete regression suite containing all the USB Power Delivery testcases.
  • Example's showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.