• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

UAS VIP

UAS VIP

UAS VIP provides an smart way to verify the UAS component of a SOC or a ASIC. It provides backward compatibility support for earliers versions UAS specifications. The SmartDV's UAS Verification IP is fully compliant with standard UAS Specification.

UAS data transfer can be done at full speed(12 Mbit/s). The UAS VIP includes an extensive test suite covering most of the possible scenarios. It performs all possible protocol tests in a directed or a highly randomized fashion which adds the possibility to create most wide range of scenarios to verify the DUT effectively. This way it detects the violation of protocol completely.

UAS VIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

UAS VIP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with the USB attached SCSI specification UAS 3, Rev 4b.
  • Compliant with the USB 2.0 specification.
  • Compliant with the USB 3.0/3.1/3.2 specifications.
  • Compliant with the SCSI Architecture Model 6 (SAM-6).
  • Compliant with the SCSI primary commands (SPC-6).
  • Supports Standard USB 2.0 interface, UTMI, UTMI+, ULPI and Serial interfaces
  • Supports Superspeed USB 3.0, SuperSpeedPlus 3.1, 3.2 and 3.0 OTG
  • Supports Application client to generate SCSI primary command sets
  • Supports upto 127 USB device domains
  • Supports single and complex UAS Domains
  • Supports Configuration summary descriptors
  • Supports the following Information units
    • COMMAND IU
    • RESPONSE IU
    • SENSE IU
    • READ READY IU
    • WRITE READY IU
    • TASK MANAGEMENT IU
  • Supports USB retimers, reset and I_T nexus loss
  • Supports all types of USB error injection and detection
  • Proficiency to generate random frames and respond to frames in directed or randomized fashion.
  • Rich set of configuration parameters to control UAS functionality.
  • Monitors, detects and notifies the test bench of all protocol and timing errors.
  • Supports constrained randomization of protocol attributes.
  • Status counters for various events.
  • Callbacks in initiator, target and monitor for various events.
  • USB Attached SCSI Verification IP comes with complete test suite to test every feature of UAS specification including USB 2 and USB 3 standards.
  • Functional coverage for complete UAS features.
Benefits
  • Faster testbench development and more complete verification of UAS designs.
  • Easy to use command interface simplifies testbench control and configurationof device and host.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
UAS Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's UAS Verification env contains following.

  • Complete regression suite containing all the UAS testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.