• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Trusted Platform Module (TPM) Verification IP

Trusted Platform Module (TPM) Verification IP

TPM Verification IP enables trust in computing the platforms in general. TPM Verification IP provides an smart way to verify the data transmission between TPM master and slave. The SmartDV's TPM Verification IP is fully compliant with Trusted Computing Group (TCG) Trusted Platform Module(TPM) Version 1.1b/1.2 and 2.0 Specification and provides the following features.

Trusted Platform Module (TPM) Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Trusted Platform Module (TPM) Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Full TPM master device and slave device functionality.
  • Compliant to the Trusted Computing Group (TCG) Trusted Platform Module(TPM) Version 1.1b/1.2 and 2.0 Specification
  • Compliant with TCG PC client-specific TPM Interface Specification (TIS) version 1.2/1.3
  • Hardware Asymmetric Crypto Engine.
  • Internal EEPROM Storage for RSA Keys.
  • Supports Low Pin Count (LPC), Serial Periferal Interface (SPI) and I2C interfaces.
  • - I2C Interface
    • 400kHz Fast Mode/100kHz Standard Mode I2C Operation
    • NV Storage Space for 2066 bytes of User Defined Data
  • - LPC Interface
    • 33MHz LPC bus for easy PC interface
    • NV storage space for 1756 bytes of user defined data
  • - SPI Interface
    • SPI Protocol Up to 45MHz* (*Typical PC Operating Range is 24MHz to 33MHz)
    • NV Storage Space for 2066 bytes of User Defined Data
  • Internal, high-quality Random Number Generator (RNG), HMAC, AES, SHA, and RSA Engines
Benefits
  • Faster testbench development and more complete verification of TPM designs.
  • Simplifies results analysis.
  • Easy to use command interface simplifies testbench control and configuration of transmitter and receiver.
  • Runs in every major simulation environment.
TPM Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's TPM Verification env contains following.

  • Complete regression suite containing all the TPM testcases.
  • Examples showing how to connect various components, and usage of Master, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.