• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

SPDIF (IEC60958) Verification IP

SPDIF (IEC60958) Verification IP

SPDIF Verification IP provides an smart way to verify the SPDIF component of a SOC or a ASIC. The SmartDV's SPDIF Verification IP is fully compliant with IEC 60958 Specification and provides the following features.

SPDIF (IEC60958) Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

SPDIF (IEC60958) Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Full SPDIF functionality as per specs IEC 60958 and IEC 61937.
  • Supports SMPTE 337M standards for non Linear PCM Audio
  • Supports AES/EBU, AES3 standards for Linear PCM Audio
  • Supports following sampling/Driving rates,
    • 32 kHz
    • 44.1 kHz
    • 48 kHz
    • 22.05 kHz
    • 24 kHz
    • 768 kHz
    • 384 kHz
    • 352.8 kHz
    • 1536 kHz
    • 88.2 kHz
    • 96 kHz
    • 176.4 kHz
    • 192 kHz
  • Supports 32 audio channels.
  • Supports configurable Baud rate control.
  • Supports the Biphase-mark code.
  • Supports start bit correction.
  • Supports clock recovery Circuit.
  • Supports injection of various errors
    • Preamble error
    • Channel status error
    • Parity Error
    • Various field errors
  • Notifies the testbench of significant events such as transactions, warnings, and protocol violations.
  • Supports constraints Randomization.
  • Callbacks in transmitter, receiver and monitor for user processing of data.
  • Functional coverage for complete SPDIF IEC 60958 and IEC 61937 features.
  • SPDIF Verification IP comes with complete testsuite to verify each and every feature of SPDIF specification.
  • Status counters for various events on bus.
  • On-the-fly protocol and data checking
Benefits
  • Faster testbench development and more complete verification of SPDIF designs.
  • Easy to use command interface simplifies testbench control and configuration of TX and RX.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
SPDIF Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's SPDIF Verification env contains following.

  • Complete regression suite containing all the SPDIF testcases.
  • Examples showing how to connect various components, and usage of Tx,Rx and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.
Smart VIPDebug

Smart VIPDebug provides easy way to debug the SPDIF (IEC60958) Verification IP Protocol. This links waveform, log file with specs and makes debugging easier

Smart VIPDebug supports both VCD and FSDB files for debugging.

SPDIF (IEC60958) Verification IP Smart VIPDebug

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.