• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Serial Flash Verification IP

Serial Flash Verification IP

Serial Flash is the serial synchronous communication protocol based Flash VIP, supporting all major Serial Flash vendors. Serial Flash VIP can be used to verify Serial Flash Master or Slave in SOC. It can work with Verilog HDL environment and works with all Verilog simulators that are support SystemVerilog.

Serial Flash Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Serial Flash Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Follows Serial Flash specification as defined in WINBOND, MICRONIC, MACRONIX, MICRON, SPANSION, Silicon Storage technology (SST) and many more.
  • Supports software and hardware Reset
  • Supports quad peripheral interface (QPI) reduces instruction overhead
  • Supports allows true XIP (execute in place) operation
  • Supports program 1 to 256 byte per programmable page
  • Supports erase/program suspend & resume
  • Supports software and hardware write-protect
  • Supports discoverable parameters (SFDP) register
  • Supports volatile & non-volatile Status Register Bits
  • Supports advanced security features
  • Supports 3-wire,4-wire interface
  • Supports baud rate selection
  • Supports burst modes
  • Supports fast read and byte program
  • Supports block/sector protection
  • Supports flexible erase operation like,
    • 4KByte sector erase
    • 32KByte block erase
    • 64KByte block erase
  • Supports internal clock division check
  • Supports software write protection.
  • Supports security ID
  • Supports on the fly generation of data
  • Supports backdoor initialization of data
  • Supports constraints Randomization
  • Built in functional coverage analysis
  • Supports Callbacks in master, slave and monitor for modifying, and sampling data/cmd on bus.
  • Notifies the test bench of significant events such as transactions, warnings, and protocol violations. This can be written to separate log files.
  • Serial Flash Verification IP comes with complete testsuite to test every feature of Serial Flash specification
Benefits
  • Faster testbench development and more complete verification of Serial Flash designs.
  • Easy to use command interface simplifies testbench control and configuration of slave and master.
  • Simplifies results analysis.
  • Runs in every major simulation environment
Serial Flash Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Serial Flash Verification env contains following.

  • Complete regression suite containing all the Serial Flash testcases.
  • Examples showing how to connect various components, and usage of Master, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.