• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Safe-By-Wire Plus Verification IP

Safe-By-Wire Plus Verification IP

Safe-By-Wire Plus (SBWP) Verification IP is an advanced solution in the market for the verification of Safe-By-Wire Plus (SBWP) two-wire serial communications bus. It is adherent with Safe-By-Wire Plus (SBWP) 2.0 specification. The Safe-By-Wire Plus (SBWP) Verification IP monitor acts as powerful protocol-checker, fully compliant with Safe-By-Wire Plus (SBWP) 2.0 specification.

Safe-By-Wire Plus (SBWP) 2.0 Verification IP includes an extensive test suite covering most of the possible scenarios.

Safe-By-Wire Plus Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Safe-By-Wire Plus Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Adherent to Safe-By-Wire Plus 2.0 Specification.
  • Supports generation of frames with error and noise injection.
  • Tracking of transmit and receive counters.
  • Protocol Checker fully compliant with Safe-By-Wire Plus 2.0 specification.
  • Detection of bit errors by master and by slave.
  • Bus-accurate timing.
  • Monitor, Detects and notifies the testbench of all protocol errors.
  • Supports constraints Randomization.
  • Status counters for various events on bus.
  • Callbacks in master, slave and monitor for various events.
  • SBWP Verification IP comes with complete testsuite to test every feature of SBWP 2.0 specification.
  • Functional coverage for complete SBWP 2.0 features.
Benefits
  • Faster testbench development and more complete verification of Safe-By-Wire Plus designs.
  • Easy to use command interface simplifies testbench control and configuration of slave and master.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
Safe-By-Wire Plus Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Safe-By-Wire Plus Verification env contains following.

  • Complete regression suite containing all the Safe-By-Wire Plus testcases.
  • Examples showing how to connect various components, and usage of Master, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.