• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

PVCI (Peripheral VCI) Verification IP

PVCI (Peripheral VCI) Verification IP

PVCI (Peripheral VCI) Verification IP provides an smart way to verify the PVCI (Peripheral VCI) component of a SOC or a ASIC. The SmartDV's PVCI (Peripheral VCI) Verification IP is fully compliant with standard PVCI (Peripheral VCI) Specification and provides the following features.

PVCI (Peripheral VCI) Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

PVCI (Peripheral VCI) Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant to PVCI (Peripheral VCI) Protocol version 2.0
  • Supports PVCI Initiator, PVCI Target, PVCI Monitor and PVCI Checker.
  • Supports all PVCI data and address widths.
  • Supports 8-bit, 16-bit and 32-bit devices.
  • Supports 8-bit, 16-bit and 32-bit transfers.
  • Simple packet and burst transfer support.
  • Optional Free-BE mode support.
  • Target supports fine grain control of response per address or per transfer.
  • Programmable wait state and timeout insertion.
  • Ability to inject errors during transfers.
  • Configurable PVCI interface size for read and write transfers.
  • Supports constrained randomization of protocol attributes.
  • Flexibility to send completely configured data.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control PVCI (Peripheral VCI) functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in Initiator, Target and monitor for various events.
  • Status counters for various events on bus.
  • PVCI (Peripheral VCI) Verification IP comes with complete testsuite to test every feature of PVCI (Peripheral VCI) specification.
Benefits
  • Faster testbench development and more complete verification of PVCI (Peripheral VCI) designs.
  • Easy to use command interface simplifies testbench control and configuration of Initiator and Target.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
PVCI (Peripheral VCI) Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's PVCI (Peripheral VCI) Verification env contains following.

  • Complete regression suite containing all the PVCI (Peripheral VCI) testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all classes, tasks and functions used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.