• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
      • SpeedBridge IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

MIPI SLIMBUS Verification IP

MIPI SLIMBUS Verification IP

MIPI SLIMbus Verification IP Provides the mobile industry a standard, robust, scalable, low-power, high-speed, cost-effective, two wire, multi-drop interface that supports a wide range of digital audio and control solutions for mobile terminals. MIPI SLIMbus Verification IP provides a smart way to verify the MIPI SLIMbus standard data transmission and control interfaces between Host and device. The SmartDV's MIPI SLIMbus Verification IP is fully compliant with version 1.01.01/2.0 MIPI Alliance specification for serial Interface and provides following features.

MIPI SLIMBUS Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MIPI SLIMBUS Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports 1.01.01/2.0 MIPI SLIMbus Specification.
  • Supports Organized TDM frame structure allows SLIMbus to carry Control and Data information.
  • Supports unidirectional CLK line.
  • Supports up to 8 bi-directional data line.
  • Supports Enumeration for device.
  • Supports Arbitration mechanism to access the port.
  • Supports limited retransmission of Messages.
  • Supports Frame layer to interleave Control space and data space in a Sub frame.
  • Supports User defined, Isochronous, Pushed, Pulled and Asynchronous Protocols.
  • Supports all Core Message types.
  • Supports Flow control mechanism.
  • Supports Collision Detection for Message channel as well as for Data channel.
  • Supports error injection and error detection.
  • Supports various Error Management mechanisms.
    • Error on Segments.
    • Framing error.
    • Parity error.
    • Messaging error.
    • Error on Synchronization.
    • CRC error.
  • Supports Constraints Randomization.
  • Supports Callback for the user to process the data and errors in BFM and Monitor.
  • Status counters for various events on bus.
  • Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • MIPI SLIMbus verification IP comes with complete test suite to test every feature of MIPI SLIMbus specification.
  • Functional coverage support for MIPI SLIMbus features.
Benefits
  • Faster testbench development and more complete verification of MIPI SLIMbus designs.
  • Easy to use command interface simplifies testbench control and configuration of Host/Device.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
MIPI SLIMbus Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's MIPI SLIMbus Verification env contains the following.

  • -> Complete regression suite containing all the MIPI SLIMbus test cases.
  • -> Examples showing how to connect various components and usage of Host/Device and Monitor.
  • -> Detailed documentation of all classes, tasks and functions used in verification env.
  • -> Documentation also contains Users Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.