• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
      • SpeedBridge IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

MIPI HSI Verification IP

MIPI HSI Verification IP

MIPI HSI Verification IP provides an smart way to verify the MIPI HSI uni-directional two-wire bus. The SmartDV's MIPI HSI Verification IP is fully compliant with version 1.01 MIPI Alliance specification for serial Interface and provides the following features.

MIPI HSI Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MIPI HSI Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports 1.01 MIPI HSI Specification.
  • Full MIPI HSI Tx and Rx functionality.
  • Monitor,Detects and notifies the testbench of all protocol and timing errors.
  • Supports data flow
    • Synchronized data
    • Pipelined data
    • Receiver real time data
  • Supports both type of transmission modes on transmit interface
    • Stream transmission mode
    • Frame transmission mode
  • Supports wake signal functionality
  • Error injection capabilities on transmitter interface
    • Missed clock cycles
    • Additional clock cycles
    • Signal error
    • Invalid command frame error
    • Invalid message sequence error
    • Invalid channel error
    • Reserved bit error
    • Invalid response frame error
  • Run-Time configurability for transmitters
    • Data Rate change
  • Run-Time configurability for receivers
    • Data Rate change
    • Time out counter ON/OFF
    • Time out counter
    • Tailing bit counter ON/OFF
    • Tailing bit counter
    • Frame burst counter ON/OFF
    • Frame burst counter
  • Supports protocol
    • Data link protocol
    • Audio protocol
    • Programmable number of channels for data transfer.
    • Programmable PDU length from 0 to 256 kb.
  • Supports Speech data frame and audio data frame
  • Resynchronization supported for data link protocol
  • Status counters for various events in bus.
  • Callbacks in node transmitter, receiver and monitor for user processing of data.
  • MIPI HSI Verification IP comes with complete test suite to test every feature of MIPI HSI specification.
  • Functional coverage for complete MIPI HSI features
Benefits
  • Faster testbench development and more complete verification of MIPI HSI designs.
  • Easy to use command interface simplifies testbench control and configuration of Tx,Rx and monitor
  • Simplifies results analysis.
  • Runs in every major simulation environment.
MIPI HSI Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's MIPI HSI Verification env contains following.

  • Complete regression suite containing all the MIPI HSI testcases.
  • Examples showing how to connect various components, and usage of Tx,Rx and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.