Microwire Verification IP is the serial synchronous communication protocol developed by National Semiconductor. Microwire Verification IP can be used to verify Master or Slave device following the Microwire Serial Interface basic protocol as defined . It can work with Verilog HDL environment and works with all Verilog simulators that are support SystemVerilog.
Microwire Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env
Microwire Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.
- Features
-
- Supports configurable address width from 2 to 32bit
- Supports configurable data width from 2 to 64bit
- Support Master and Slave Mode
- Supports 3-wire interface
- Support baud rate selection
- Support internal clock division check.
- Support single and burst transfer mode.
- Support on the fly generation of data.
- Support Failchild, Microchip, Onsemi, ST EEPROM using microwire.
- Built in functional coverage analysis..
- Supports Callbacks in master, slave and monitor for modifying, and sampling data/cmd on Microwire bus.
- Benefits
-
- Faster testbench development and more complete verification of Microwire
- Serial Interface designs.
- Easy to use command interface simplifies testbench control and configuration of slave and master.
- Simplifies results analysis.
- Runs in every major simulation environment.
- Microwire Verification Env
-
SmartDV's Microwire Verification env contains following.
- Complete regression suite containing all the Microwire testcases.
- Examples showing how to connect various components, and usage of Master, Slave and Monitor.
- Detailed documentation of all class, task and function's used in verification env.
- Documentation contains User's Guide and Release notes.
