• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

IPMB Verification IP

IPMB Verification IP

IPMB Verification IP provides an smart way to verify the IPMB two-wire bus. The SmartDV's IPMB Verification IP is fully compliant with version 1.0 and provides the following features.

IPMB Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

IPMB Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports IPMB specifications version 1.0.
  • Supports IPMB device types: Master, Slave.
  • Start and stop for all possible transfers.
  • Supports 7bit configurable Slave address.
  • Supports broadcast message capability.
  • Supports ACK/NACK mechanism.
  • Supports below network function mechanisms.
    • Chassis request/response
    • Bridge request/response
    • Sensor event request/response
    • Application request/response
    • Firmware request/response
    • Storage request/response
    • OEM request/response
  • Supports message transaction formats.
    • IPMB node-to-node transactions.
  • Supports out-of-Band access.
  • Supports non-intelligent i2c devices.
  • By using out-of-band access.
    • Host ACK followed by device payload.
    • Host NACK followed by STOP.
  • Built-in monitors for protocol checking, including a global bus monitor.
  • Functional coverage to cover all functionality of IPMB Slave and Master.
  • Callbacks in Master and Slave for various events.
  • Status counters for various events in bus.
  • Notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • IPMB Verification IP comes with complete test suite to test every feature of IPMB specification.
Benefits
  • Faster testbench development and more complete verification of IPMB designs.
  • Easy to use command interface simplifies testbench control and configuration of Master and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
IPMB Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's IPMB Verification env contains following.

  • Complete regression suite containing all the IPMB testcases to certify IPMB Master/Slave device.
  • Examples showing how to connect various components, and usage of Master, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.