• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

HDMI 1.4/2.0/2.1 Verification IP

HDMI 1.4/2.0/2.1 Verification IP

HDMI Verification IP is fully compliant with HDMI Specification version 1.4b, 2.0b and 2.1 .It includes an extensive test suite covering most of the possible scenarios. It performs all possible protocol tests in a directed or a highly randomized fashion which adds the possibility to create the widest range of scenarios to verify the DUT effectively.

HDMI 1.4/2.0/2.1 Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

HDMI 1.4/2.0/2.1 Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Protocol Checker fully compliant with HDMI Specification 1.4b, 2.0b and 2.1 compliant.
  • Full HDMI source and sink device functionality
  • Supports Video data coding.
  • Supports TERC4 coding and Control period codings.
  • Supports Serialization and de-serialization.
  • Supports three operating modes given below,
    • Video period
    • Data Island period
    • Control period
  • Supports display data channel(DDC)
  • Supports Variable Refresh Rate (VRR) and Fast Vactive (FVA)
  • Supports Compressed Video Transport VESA DSC 1.2a
  • Supports Fixed Rate Link (FRL) transmission with below features,
    • FRL Character Error Detection
    • FRL Content Protection
    • Forward Error Correction (FEC)
    • 16b18b coding
  • Supports 3D, 4K x 2K , 5K x 2K , 8K x 4K , 10K x 4K Resolutions, Expanded Color Spaces
  • Supports Audio Return Channel (ARC)
  • Supports Enhanced Audio Return Channel (eARC)
  • Supports all packet formats in HDMI Specification 1.4b, 2.0b and 2.1 compliant
  • Supports data island error correction(ECC).
  • Supports on the fly generation of data.
  • Supports 340 Mcsc to 600 Mcsc TMDS Character Rate, FRL Lane link rates of 3 Gbps, 6 Gbps, 8 Gbps, 10 Gbps, and 12 Gbps.
  • Supports High-bandwidth Digital Content Protection System version1.4 (HDCP v1.4)
  • Supports High-bandwidth Digital Content Protection System version2.2 (HDCP v2.2)
    • Supports for HDCP2.2 with full authentication.
    • Supports for HDCP2.2 with bypass the authentication.
  • Supports High-bandwidth Digital Content Protection System version2.3 (HDCP v2.3)
  • Supports Consumer Electronics Control (CEC2.0)
  • Supports HDMI Ethernet and Audio Return Channel (HEAC)
  • Supports CEA-861-F/CTA-861-G standards
  • Supports Serial and Symbol interfaces
  • Detects and reports the following errors.
    • Invalid control character
    • Invalid data character
    • Invalid 10bit code
    • Sync errors
    • ECC errors
    • Invalid packing injection and detection
  • Supports HDMI Type B Connector Dual-Link Architecture.
  • Compatible with DVI 1.0(Digital visual interface) single-link and dual-link architecture.
  • Supports ID Communications Channel (IDCC) protocol that works over DDC and enables communication between a Source and a Cable.
  • Supports Sink Capabilities Data Structure (SCDS) feature and EDID Extensible Override DB (EEODB) feature.
  • Supports Power for Cable Assemblies (PCA) feature in HDMI 2.1.
  • HDMI Verification IP comes with complete testsuite to test every feature of HDMI specification.
  • Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Status counters for various events on bus.
  • Callbacks in transmitter, receiver for user processing of data.
  • Functional coverage for complete HDMI features.
Benefits
  • Faster testbench development and more complete verification of HDMI designs.
  • Easy to use command interface simplifies testbench control and configuration of receiver and transmitter.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
HDMI Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's HDMI Verification env contains following.

  • Complete regression suite containing all the HDMI testcases.
  • Examples showing how to connect various components, and usage of Transmitter, Receiver and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.
Smart VIPDebug

Smart VIPDebug provides easy way to debug the HDMI 1.4/2.0/2.1 Verification IP Protocol. This links waveform, log file with specs and makes debugging easier

Smart VIPDebug supports both VCD and FSDB files for debugging.

HDMI 1.4/2.0/2.1 Verification IP Smart VIPDebug

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.