• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

FlexRay Verification IP

FlexRay Verification IP

FlexRay Verification IP provides an smart way to verify the FlexRay component of a SOC or a ASIC. The SmartDV's FlexRay Verification IP is fully compliant with standard FlexRay 3.0.1 (plus addendum) Specification and supports all the frame types such as Static and Dynamic frames.Also supports all operating modes such as STANDBY,NOCE,STARTUPFRAMECAS,STARTUPFRAME and SINGLESLOT modes.

Flexray 3.0.1 Verification IP includes an extensive test suite covering most of the possible scenarios. It can perform all protocal tests and moreover it allows an easy generation of very high number of patterns and a set of specified patterns to stress the DUT.

FlexRay Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

FlexRay Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Fully compatible with FlexRay specification version 3.0.1.
  • Support Full Duplex of operations.
  • Complete FlexRay Tx/Rx functionality.
  • Supports cluster wakeup and startup.
  • Transmit and receive commands allow the user to transmit and receive FlexRay data.
  • Operates as a Tx or as a Rx.
  • Supports 2.5, 5 and 10 Mbit/s bitrate.
  • Support Bit alignment
  • All types of frame generation.
    • Static frames
    • Dynamic frames
  • Various kinds of Tx and Rx errors insertion and detection.
  • Syntax errors
    • Frame ID error (Frame ID = 0)
    • Header CRC error
    • CRC error
    • Over and undersize errors
  • Content errors
    • Cycle Count error
    • Frame ID error
    • Startup, Sync & Null frame errors w.r.t Dynamic segment
    • Startup & Sync frame errors w.r.t Static segment
    • Reception of Null frame
    • Aborting in middle of transaction
  • Configurable receive FIFO depth
  • Monitors, detects and notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Supports constraints randomization.
  • Supports glitch insertion and detection.
  • Status counters for various events on bus.
  • Callbacks in Tx,Rx and monitor for various events.
  • FlexRay Verification IP comes with complete testsuite to test every feature of FlexRay specification.
  • Functional coverage for complete FlexRay features.
Benefits
  • Faster testbench development and more complete verification of FlexRay designs.
  • Easy to use command interface simplifies testbench control and configuration of TX and RX.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
FlexRay Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's FlexRay Verification env contains following.

  • Complete regression suite containing all the FlexRay testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.