• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Fibre Channel Verification IP

Fibre Channel Verification IP

Fibre Channel Verification IP provides an smart way to verify the Fibre channel MAC, PCS and serdes of a SOC or a ASIC. The SmartDV's Fibre Channel verification IP is fully compliant with standard Fibre channel Specification (FC-FS-6 Rev 0.1, FC-LS-4 Rev 4.03, FC-PI-7 Rev 0.13) and provides the following features.

Fibre Channel Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Fibre Channel Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with the Fibre Channel framing and signaling specification FC-FS-6, Rev 0.1.
  • Compliant with the Fibre Channel link service specification FC-LS-4, Rev 4.03.
  • Compliant with the Fibre Channel physical interface specification FC-PI-7, Rev 0.13.
  • Compliant with the Fibre Channel protocol for SCSI specification FCP-4.
  • Compliant with SCSI Architecture Model 3/4/5 (SAM-3/4/5).
  • Supports following interfaces
    • 1 bit (serial) and 8,10,20,32,40,64 bit (parallel)
    • 8B/10B,64B/66B,256B/257B Encoder/Decoder interface
    • 32 bit Dword Primitive interface
    • Dword level transport interface
    • Complete Frame transaction level interface
  • Supports 256GFC, 128GFC, 64GFC, 32GFC, 16GFC, 8GFC, 4GFC, 2GFC and 1GFC.
  • Supports speed switching/negotiation.
  • Supports L, N, and F ports.
  • Supports multiple initiators and multiple targets.
  • Supports generation of all types of FC frames.
  • Supports verification of all layers of Fibre Channel.
  • Supports Port/Process/Fabric Login/Logout.
  • Supports Transmitter training.
  • Supports Forward Error Correction (FEC).
  • Supports Energy Efficient Fibre Channel.
  • Supports all SCSI commands.
  • Supports multiple outstanding exchanges.
  • Supports several queuing attribute models.
  • Supports Multiple Logical Unit Number (LUN) addressing.
  • Supports completely configurable target/device discovery.
  • Supports error detection and recovery management.
  • Supports all type of FC timers.
  • Supports error injection and detection at each layer
    • Invalid frame fields
    • Invalid EOF and SOF
    • Oversize and undersize frames
    • Disparity errors
    • Invalid code group errors
    • Invalid K and D character
    • CRC error.
  • Supports Retry control.
  • Proficiency to generate random frames and respond to frames in directed or randomized fashion.
  • Rich set of configuration parameters to control Fibre Channel functionality.
  • Monitors, detects and notifies the test bench of all protocol and timing errors.
  • Supports constrained randomization of protocol attributes.
  • Status counters for various events.
  • Callbacks in initiator, target and monitor for various events.
  • Fibre Channel Verification IP comes with complete test suite to test every feature of Fibre Channel specification.
  • Functional coverage for complete Fibre Channel features.
Benefits
  • Faster test bench development and more complete verification of FC Designs.
  • Easy to use command interface simplifies test bench control and configuration of initiator, target and monitor.
  • Simplifies results analysis.
  • Integrates easily into OpenVera, SytemVerilog,SystemC,Verilog
  • Runs in every major simulation environment.
Fibre Channel Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Fibre Channel Verification env contains following.

  • Complete regression suite containing all the Fibre Channel testcases.
  • Examples showing how to connect various components, and usage of Tx,Rx and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.