• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Ethercat Verification IP

Ethercat Verification IP

Ethercat Verification IP provides an smart way to verify the Ethercat interface between master and slave devices. The SmartDV's Ethercat Verification IP is fully compliant with ETG1000 S(R) V1.0.4 & ISO/IEC 8802-3 series specifications.

Ethercat Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Ethercat Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports ETG.1000 S(R) V1.0.4 specification.
  • Supports Low Voltage Differential signalling interface.
  • Supports MII, MDIO, RMII and RGMII Interface as per the ISO/IEC 8802-3 specification.
  • Supports RMII and RGMII Interface.
  • Supports Manchester Biphase L encoding and decoding.
  • Supports Sync Manager and Mailbox.
  • Supports Ethercat frame inside an Ethernet frame.
  • Supports Ethercat frame inside an UDP datagram.
  • Supports all types of Ethercat frames.
  • Supports full duplex mode of operation.
  • Supports clause22 and clause45.
  • Supports conformance tests as per ETG.7000.2 V1.0.6 specification.
  • Supports all types of TX and RX errors insertion/detection at each layer,
    • Under and oversize frame
    • CRC errors
    • Framing errors
  • Comes with Master BFM, Slave BFM, and Monitor.
  • Monitor supports detection of all protocol violations.
  • Built in coverage analysis.
  • Callbacks in master and slave for various events.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Ethercat Verification IP comes with complete testsuite to test every feature of Ethercat specification.
  • Status counters for various events in bus.
Benefits
  • Faster testbench development and more complete verification of Ethercat designs.
  • Easy to use command interface simplifies testbench control and configuration of MASTER and SLAVE.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
Ethercat Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Ethercat Verification env contains following.

  • Examples showing how to connect various components, and usage of Master/Slave BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.