• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

eSPI (Enhanced Serial Peripheral Interface) Verification IP

eSPI (Enhanced Serial Peripheral Interface) Verification IP

eSPI (Enhanced Serial Peripheral Interface) is the serial synchronous communication protocol. It includes an extensive test suite covering most of the possible scenarios. It performs all possible protocol tests in a directed or a highly randomized fashion which adds the possibility to create the widest range of scenarios to verify the DUT effectively. It can work with Verilog HDL environment and works with all Verilog simulators that are support SystemVerilog.

eSPI (Enhanced Serial Peripheral Interface) Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

eSPI (Enhanced Serial Peripheral Interface) Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Follows eSPI basic specification as defined in Enhanced Serial Peripheral Interface (eSPI) Specification rev.1.0.
  • Supports Master and Slave Mode.
  • Supports 2 or 4 wire interfaces.
  • Supports data width upto 8 bits.
  • Supports baud rate selection.
  • Supports below transaction phases
    • Command Phase
    • Turn-Around Phase
    • Response Phase
  • Supports Slave triggered transaction.
  • Supports Power management Event.
  • Supports In-band reset.
  • Supports Interrupts and Alert.
  • Supports below multiple channels
    • Peripheral Channel
    • Virtual Wires Channel
    • Run-time Flash Access Channel
    • OOB Message(Tunneled SMBus) channel
  • Various kind of Master and Slave errors detection and handling
    • Master detected errors
    • Invalid Response Code
    • Invalid Cycle Type
    • Response phase CRC Error
    • Malformed Packet during Response Phase
    • Unsupported Cycle Type
    • Unsupported Message Code
    • Unsupported Length
    • Unsupported Address/Length alignment
    • Out of Range Address/Length combination
    • Slave detected errors
    • Invalid Command Opcode
    • Invalid Cycle Type
    • Command phase CRC Error
    • Unexpected deassertion of Chip Select
    • Protocol Error
    • Malformed Packet during Command Phase
    • Unsupported Command
    • Unsupported Cycle Type
    • Unsupported Message Code
  • Supports CRC checking.
  • Supports constraints Randomization.
  • Supports backdoor initialization of data.
  • Built in functional coverage analysis.
  • Supports single, dual and quad mode of operation.
  • Supports Callbacks in Master, Slave and Monitor for various events.
  • eSPI Slave can be configured as standard device or can use FIFO for data passing.
  • Master contains rich set of commands for both standard device and FIFO model mode.
Benefits
  • Faster testbench development and more complete verification of eSPI designs.
  • Easy to use command interface simplifies testbench control and configuration of Slave and Master.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
eSPI Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's eSPI Verification env contains following

  • Complete regression suite containing all the eSPI testcases.
  • Examples showing how to connect various components and usage of Master, Slave and Monitor.
  • Detailed documentation of all classes, tasks and functions used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.