• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Embedded Display Port Verification IP

Embedded Display Port Verification IP

Embedded Display port is the serial communication protocol developed by Video Electronics Standards Association to support the video,audio and other data between a source device and sink device. Embedded Display port VIP can be used to verify transmitter or Receiver device following the Embedded Display port basic protocol as defined in Embedded Display port.

Embedded Display Port Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Embedded Display Port Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Full Embedded Display port source device and sink device functionality.
  • Embedded Display port v1.3,1.4,1.4b and 1.5 compliant and based on display port specs 1.2/1.2a/1.3/1.4/2.0.
  • Support transmitter and receiver Mode.
  • Supports multi lanes upto 4 lanes.
  • Supports main link, Aux link and Hot plug functionality.
  • Supports packing of all the video formats supported by the display port.
  • Supports HPD based link training.
  • Supports interlane skew insertion in transmitter mode.
  • Supports deskew in sink device mode.
  • Supports scrambler as in Display port specification.
  • Scrambler can enabled or disabled dynamically.
  • Supports scrambler reset after every 512th symbols.
  • Support on the fly generation of data.
  • Supports High-bandwidth Digital Content Protection System version1.3 (HDCP v1.3)
  • Supports High-bandwidth Digital Content Protection System version2.2 (HDCP v2.2)
    • Supports for HDCP2.2 with full authentication.
    • Supports for HDCP2.2 with bypass the authentication.
  • Supports High-bandwidth Digital Content Protection System version2.3 (HDCP v2.3)
  • Detects and reports the following errors,
    • Invalid control character
    • Invalid data character
    • Invalid 10bit code
    • Sync errors
    • Scrambler errors
  • Supports ECC.
  • Single and multi bit ECC errors.
  • Invalid packing injection and detection.
  • Supports PSR(Panel Self Refresh) entry and exit.
  • Supports Selective update (partial frame update) during Panel Self Refresh (PSR).
  • Supports PSR2(Panel Self Refresh) as per spec eDPv1.5
  • Supports Multi SST operation(MSO)
    • Two SST Links with one Lane each (two Lanes total), 2x1
    • Two SST Links with two Lanes each (four Lanes total), 2x2
    • Four SST Links with one Lane each (four Lanes total), 4x1
  • Supports Advanced Link Power Management to reduce wake latency.
  • Supports GTC-based video timing synchronization.
  • Supports Display stream compression as per spec eDPv1.5
  • Supports Forward Error Correction as per spec eDPv1.5
  • Supports PSR Secondary Data Packet.
  • Supports Display Backlight Control Using DPCD Registers.
  • Supports frame number identification in PSR.
  • Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Status counters for various events on bus.
  • Embedded Display port Verification IP comes with complete testsuite to test every feature of eDP specification.
  • Functional coverage for complete eDP features.
  • Supports constraints Randomization.
  • Callbacks in node transmitter, receiver and monitor for user processing of data.
Benefits
  • Faster testbench development and more complete verification of Embedded Display port designs.
  • Easy to use command interface simplifies testbench control and configuration of receiver and transmitter.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
Embedded Display port Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Embedded Display port Verification env contains following.

  • Complete regression suite containing all the Embedded Display port testcases.
  • Examples showing how to connect various components, and usage of Transmitter, Receiver and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.