• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
      • SpeedBridge IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

eCPRI Verification IP

eCPRI Verification IP

The SmartDV's eCPRI Verification IP is fully compliant with eCPRI Specification V2.0 and verifies eCPRI interfaces. It includes an extensive test suite covering most of the possible scenarios. It performs all possible protocol tests in a directed or a highly randomized fashion which adds the possibility to create the widest range of scenarios to verify the DUT effectively.

eCPRI Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

eCPRI Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with eCPRI Specification V2.0.
  • Complete eCPRI Tx/Rx functionality.
  • Supports the eCPRI layer of the eCPRI specification.
  • Supports 5G and enables increased efficiency.
  • Supports Ethernet 10G/25G/40G/100G Ethernet Speeds
  • Supports the following message types.
    • IQ Data
    • Bit sequence
    • Real time control data
    • Generic data transfer
    • Remote memory access
    • One way Delay Measurement
    • Remote reset
    • Event Indication
    • IWF start-up
    • IWF operation
    • IWF mapping
    • IWF delay control
    • Vendor Specific
  • Supports Control and Management data transfer.
  • Supports data transfer through Ethernet/UDP/IP Interfaces.
  • Full support for IEEE 1588-2008 and IEEE 1588-2019
  • Supports delay management.
  • Supports 8B/10B line coding
  • Supports insertion of scrambler errors.
  • Detects and reports all the errors in Ethernet and CPRI layer
  • Glitch insertion and detection.
  • Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Supports constraints Randomization.
  • Status counters for various events on bus.
  • Supports bus accurate timing and timing checks.
  • Callbacks in Master, Slave and Monitor for user processing of data.
  • eCPRI Verification IP comes with complete test suite to test every feature of eCPRI specification.
  • Functional coverage for complete eCPRI features.
Benefits
  • Faster testbench development and more complete verification of eCPRI designs.
  • Easy to use command interface simplifies testbench control and configuration of Master and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
eCPRI Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's eCPRI Verification env contains following.

  • Complete regression suite containing all the eCPRI testcases.
  • Examples showing how to connect various components, and usage of Master,Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.