• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

CoaXPress (CXP) Verification IP

CoaXPress (CXP) Verification IP

CXP Verification IP implements digital interface for high speed image data transmission and intended mainly for Machine Vision applications. The interface is also suitable for other imaging applications and for high speed data transmission in other fields. CXP Verification IP provides an smart way to verify the CXP standard video data transmission and control interfaces between Host and Device. The SmartDV's CXP Verification IP is fully compliant with CXP specification and provides the following features.

CoaXPress (CXP) Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

CoaXPress (CXP) Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Full CXP Device and Host functionality.
  • Supports following Channels,
    • Stream Channel
    • I/O Channel
    • Control Channel
  • Supports 8,10,12,14,16 bit depth.
  • Supports following bit rates for high speed downconnection.
    • 1.25 Gbps
    • 2.50 Gbps
    • 3.125 Gbps
    • 5.00 Gbps
    • 6.25 Gbps
    • 10 Gbps
    • 12.5 Gbps
  • Supports following bit rates for low speed up connection.
    • 20.83 Mbps
    • 41.66 Mbps
  • Supports 8B/10B Encoding.
  • Supports packing of all the video formats supported by the CXP v2.0 specification.
  • Supports the following color format.
    • Raw
    • Mono
    • Planar_1 to Planar_15
    • BayerGR
    • BayerRG
    • BayerGB
    • BayerBG
    • RGB
    • RGBA
    • YUV_411, YUV_422, YUV_444
    • YCbCr_601_411,YCbCr_601_422, YCbCr_601_444
    • YCbCr_709_411, YCbCr_709_422, YCbCr_709_444
  • Supports Bootstrap register set as per CXP v2.0 specification.
  • Supports packet multiplexing from different streams.
  • Supports connection test facilities to test the quality of the connection.
  • Supports Unified Time Stamping as per CXP version 2.0 specification.
  • Supports Link Sharing as per CXP version 2.0 specification.
  • Supports backward compatibility for version 1.1.1 specification.
    • High speed up connection with maximum bit rate of 6.25 Gbps
    • Low speed up connection with 20.83 Mbps bit rate
    • HsUpConnection bootstrap register is used to indicate the HS up connection support.
  • Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Status counters for various events on bus.
  • Callbacks in node transmitter, receiver and monitor for user processing of data.
  • CXP Verification IP comes with complete test suite to test every feature of CXP v1.1.1 specification.
  • Functional coverage for complete CXP features.
Benefits
  • Faster testbench development and more complete verification of CXP designs.
  • Easy to use command interface simplifies testbench control and configuration of Transmitter,Receiver and Monitor
  • Simplifies results analysis.
  • Runs in every major simulation environment.
CXP 818 Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's CXP Verification env contains following.

  • Complete regression suite containing all the CXP testcases.
  • Examples showing how to connect various components, and usage of Transmitter,Receiver and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.