• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
      • SpeedBridge IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

CPRI Verification IP

CPRI Verification IP

The SmartDV's CPRI Verification IP is fully compliant with CPRI Specification V4.2/V5.0/V6.0/V6.1 and V7.0 and verifies CPRI interfaces. It includes an extensive test suite covering most of the possible scenarios. It performs all possible protocol tests in a directed or a highly randomized fashion which adds the possibility to create the widest range of scenarios to verify the DUT effectively.

CPRI Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

CPRI Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with CPRI Specification V4.2/V5.0/V6.0/V6.1/V7.0
  • Complete CPRI Tx/Rx functionality.
  • Supports the Physical link layer (Layer 1) of the CPRI specification.
  • Supports different standard line bit rates of the CPRI specification
    • 614.4 MBPS
    • 1228.8 MBPS
    • 2457.6 MBPS
    • 3072.0 MBPS
    • 4915.2 MBPS
    • 6144.0 MBPS
    • 8110.08 MBPS
    • 9830.4 MBPS
    • 10137.6 MBPS
    • 12165.12 MBPS
    • 24330.24 MBPS
  • Supports scrambler as in CPRI specification.
  • Scrambler can be enabled or disabled.
  • Supports insertion of scrambler errors.
  • Supports disparity and invalid code insertion in 8B/10B.
  • Supports 8B/10B line coding for bit rates upto 9830.4 MBPS
  • Supports 64B/66B line coding without RS-FEC for 8110.08, 10137.6, 12165.12 and 24330.24 bit rates
  • Supports 64B/66B line coding with RS-FEC for 24330.24 MBPS bit rate
    • RS-FEC with alignment marker and without scrambler support
    • RS-FEC without alignment marker and with scrambler support
    • RS-FEC without alignment marker and without scrambler support
  • Performs CPRI Hyperframe Framing
    • Performs interleaving of IQ data, sync, C&M data, and vendor specific information
    • Provides an 8-bit, 16-bit, or 32-bit for IQ data
  • Performs subchannel mapping:
    • Supports a slow C&M channel based on a serial HDLC interface at following standard HDLC bit rates
    • 240 KBPS
    • 480 KBPS
    • 960 KBPS
    • 1920 KBPS
    • 2400 KBPS
    • 3840 KBPS
    • 4800 KBPS
    • 7680 KBPS
    • HDLC bit rate negotiated on higher layer
    • Supports a fast C&M channel based on a serial Ethernet interface.
  • Performs synchronization and timing
  • Supports the L1 Inband Protocol
  • Provides a parallel interface for merging vendor specific data into the CPRI frame
  • Provides a start-up sequence state machine in hardware for both REC and RE nodes which performs:
    • L1 Synchronization
    • Protocol setup
    • C&M Plane setup
  • Supports Link Maintenance
    • LOS detection
    • LOF detection
    • RAI indication
    • SDI indication
  • Detects and reports the following errors
    • Invalid control character
    • Invalid data character
    • Scrambler errors
    • Disparity errors
    • Invalid 10bit code group errors
    • Undersize and oversize frame errors
    • CRC errors
    • Framing errors
    • LOS and LOF errors
    • Block sync bits error
    • Block encoding error
    • RS-FEC alignment marker error
    • RS-FEC parity error
  • Glitch insertion and detection.
  • Monitors, detects and notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Supports constraints Randomization.
  • Status counters for various events on bus.
  • Supports bus accurate timing and timing checks.
  • Callbacks in Master, Slave and Monitor for user processing of data.
  • CPRI Verification IP comes with complete test suite to test every feature of CPRI specification.
  • Functional coverage for complete CPRI features.
Benefits
  • Faster testbench development and more complete verification of CPRI designs.
  • Easy to use command interface simplifies testbench control and configuration of Master and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
CPRI Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's CPRI Verification env contains following.

  • Complete regression suite containing all the CPRI testcases.
  • Examples showing how to connect various components, and usage of Master,Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.