• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

CJTAG (IEEE 1149.7) Verification IP

CJTAG (IEEE 1149.7) Verification IP

CJTAG (IEEE 1149.7) Verification IP provides an smart way to verify the CJTAG (IEEE 1149.7) component of a SOC or a ASIC. The SmartDV's CJTAG (IEEE 1149.7) Verification IP is fully compliant with standard CJTAG (IEEE 1149.7) Standard and provides the following features.

CJTAG (IEEE 1149.7) Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

CJTAG (IEEE 1149.7) Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Fully compatible with IEEE 1149.7 standard.
  • Can be used as TAP controller (slave) or TAP instruction/data generator (Master) for CJTAG.
  • Comes with CJTAG monitor to check and report any protocol violation.
  • Supports TAP.7 capability classes T0 to T5
  • Supports Extended Protocol Unit (EPU) for classes 0 to 3
  • Supports all mandatory and optional EPU commands
  • Supports Advanced Protocol Unit (APU) for classes 4 and 5
  • Supports 4 and 2 pin interface as specified in CJTAG (IEEE 1149.7)
  • Supports all mandatory and optional scan formats (JScan, MScan, OScan, and SScan)
  • CJTAG (IEEE 1149.7) supports following scan terminology
    • Data Register Scan
    • Instruction Register Scan
    • Control Register Scan
    • Zero-Bit Scan
  • Can be extended with user defines instructions and registers.
  • Supports optional reset signal.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Callbacks support for BFM and Monitor.
  • Status counters for various events on bus.
  • CJTAG Verification IP comes with complete test suite to test every feature of CJTAG (IEEE 1149.7) specification.
Benefits
  • Faster testbench development and more complete verification of CJTAG (IEEE 1149.7) designs.
  • Easy to use command interface simplifies testbench control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
CJTAG (IEEE 1149.7) Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's CJTAG (IEEE 1149.7) Verification env contains following.

  • Complete regression suite containing all the CJTAG (IEEE 1149.7) testcases.
  • Examples showing how to connect various components and usage of BFM and Monitor.
  • Detailed documentation of all classes, tasks and functions used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.