• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

CAN Verification IP

CAN Verification IP

CAN 2.0 Verification IP is an advanced solution in the market for the verification of CAN 2.0(A & B) implementations. It is adherent with CAN 2.0 Verification IP (plus addendum specification) and it supports all frame types such as Data, Remote, Overload and Error frames. The CAN Verification IP monitor acts as powerful protocol-checker, fully compliant with CAN 2.0 specification.

CAN 2.0 Verification IP includes an extensive test suite covering most of the possible scenarios and CAN conformance norms. It can perform all protocol tests as testbench Bosch and moreover it allows an easy generation of very high number of patterns and a set of specified patterns to stress the DUT.

CAN Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

CAN Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Adherent to CAN 2.0 Part A & B Specification and ISO/DIS 16845(Conformance test plan).
  • Supports CAN with flexible data rate.
  • Full CAN TX/RX functionality.
  • Supports Full Duplex of operations.
  • Supports Time Triggered CAN specs as define ISO 11898 Part 4
  • Supports test cases as per standard
    • INTERNATIONAL STANDARD ISO/DIS 16845
  • Supports all types of frames.
    • Data frames
    • Remote frames
    • Error frames
    • Overload frames
  • Remote frame support.
    • Automatic transmission after reception of remote transmission request (RTR).
    • Automatic receive after transmission of an RTR.
  • Supports all types of error insertion and detection.
    • Bit error
    • Stuff error
    • CRC error
    • Form error
    • Acknowledgment error
  • Tracks TEC/REC error counter and fault states.
  • Supports Glitch insertion and detection.
  • Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Supports constraints Randomization.
  • Status counters for various events on bus.
  • Callbacks in node transmitter, receiver and monitor for user processing of data.
  • Re-transmission of corrupted messages.
  • CAN Verification IP comes with complete test suite to test every feature of CAN specification and conformance test plan ISO/DIS 16845.
  • Functional coverage for complete CAN features.
Benefits
  • Faster testbench development and more complete verification of CAN designs.
  • Easy to use command interface simplifies testbench control and configuration of Tx and Rx.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
CAN Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's CAN Verification env contains following.

  • Complete regression suite containing all the CAN testcases as per ISO/DIS 16845
  • Examples showing how to connect various components, and usage of Tx,Rx and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.