• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Camera Link HS Verification IP

Camera Link HS Verification IP

CameraLink HS is the serial plus parallel communication protocol developed by AIA(Advanced Imaging Association) to support the video,image and other data between a source device Camera and sink device Frame Grabber. Camera Link High Speed VIP can be used to verify transmitter or Receiver device following the CamerLink HS basic protocol as defined in CameraLink HS.

Camera Link HS Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Camera Link HS Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Full Camera Link HS transmitter device and receiver device functionality.
  • Supports Transmitter and Receiver Mode.
  • Supports following message packets,
    • 7 different pulse (trigger) modes of operation
    • 32 GPIO
    • Video Message
    • Command Message
    • Acknowledge Message
    • Revision Message
  • Supports 8,10,12,14,16 bit depth.
  • Supports Color Pixel formats in both Mixed and Planar data presentations
  • Supports Ack/Nack/Resend message for hand-shaking
  • Supports Packet Interruption based on message priority.
  • Supports Packetization upto 8 Cables.
  • Supports upto 15 data lanes in each Single Cable.
  • Supports 3 Gbps data rate in M-Protocol.
  • Supports 10 Gbps data rate in X-Protocol.
  • Supports 8B/10B Encoding in M-Protocol.
  • Supports 64B/66B Encoding in X-Protocol.
  • Supports Forward Error Correction (FEC) in X-Protocol.
  • Supports packing of all the video formats supported by the Camera Link HS v1.0 specifications.
  • Supports Command Message Packet format based on GenCP v1.1 specifications
  • Supports Raw,Mono,B,G,R,BGR,BGRa,Bayer GR,Bayer RG,Bayer GB,Bayer BG color format.
  • Supports Device control register set as per Camera Link HS v1.0 specifications.
  • Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Status counters for various events on bus.
  • Callbacks in node transmitter, receiver and monitor for user processing of data.
  • Camera Link HS Verification IP comes with complete test suite to test every feature of Camera Link HS v1.0 specifications.
  • Functional coverage for complete Camera Link HS features.
Benefits
  • Faster testbench development and more complete verification of Cameralink High Speed designs.
  • Easy to use command interface simplifies testbench control and configuration of receiver and transmitter.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
Cameralink HS Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Cameralink HS Verification env contains following.

  • Complete regression suite containing all the Cameralink HS testcases.
  • Examples showing how to connect various components, and usage of Transmitter, Receiver and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.