AMBA AXI3 Interconnect Verification IP provides an smart way to verify the ARM AMBA AXI3 component of a SOC or a ASIC. The SmartDV's AMBA AXI3 Interconnect Verification IP is fully compliant with standard AMBA AXI3 Specification. Our AMBA AXI3 Interconnect VIP is proved across multiple customers.
AMBA AXI3 Interconnect Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env
AMBA AXI3 Interconnect Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.
- Features
-
- Compliant with the latest ARM AMBA AXI3 Protocol Specification.
- Supports AXI3 Master, Slave, Interconnect, Monitor and Checker.
- Supports all AXI3 data and address widths.
- Supports all protocol transfer types, burst types, burst lengths, burst sizes and response types.
- Supports constrained randomization of protocol attributes.
- Separate address/control, data and response phases. Separate read and write channels.
- Support for burst-based transactions with only start address issued.
- Slave and Interconnect support fine grain control of response per address or per transaction.
- Programmable wait states or delay insertion on different channels. Interconnect has the ability to replicate Master/Slave inserted delays.
- Ability to inject errors during data transfer.
- Write strobe support to enable sparse data transfer on the write data bus.
- Narrow transfer support.
- Unaligned address access support.
- Ability to issue multiple outstanding transactions.
- Out of order transaction completion support.
- Write address independent response (Driving write data and providing response before address is accepted, after accepting all data).
- Protected accesses with normal/privileged,secure/non-secure and data/instruction
- Support for Write data phase before Write address phase.
- Ability to configure the width of all signals.
- Support for conversion of different protocols and different data width.
- Support for bus inactivity detection and timeout.
- Write data and read data interleaving support.
- Configurable write and read interleave depth.
- Programmable interleave size per transaction to allow fixed and variable data interleaving in a transaction.
- Low-power Interface support
- Atomic access support with normal access,exclusive access and locked access
- Programmable Timeout insertion.
- Supports FIFO memory.
- Rich set of configuration parameters to control AXI3 functionality.
- On-the-fly protocol and data checking.
- Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
- Built in coverage analysis.
- Callbacks in Master, Slave, Interconnect and Monitor for various events.
- Status counters for various events on bus.
- AXI3 Interconnect Verification IP comes with complete testsuite to test every feature of ARM AMBA AXI3 specification.
- Benefits
-
- Faster testbench development and more complete verification of AMBA AXI3 designs.
- Easy to use command interface simplifies testbench control and configuration of Master, Slave and Interconnect.
- Simplifies results analysis.
- Runs in every major simulation environment.
- AMBA AXI3 Interconnect Verification Env
-
SmartDV's AMBA AXI3 Interconnect Verification env contains following.
- Complete regression suite containing all the AMBA AXI3 testcases.
- Examples showing how to connect various components, and usage of BFM and Monitor.
- Detailed documentation of all class, task and function's used in verification env.
- Documentation also contains User's Guide and Release notes.
