• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
      • SpeedBridge IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

AMBA 3 AHB Verification IP

AMBA 3 AHB Verification IP

AMBA 3 AHB Verification IP provides a smart way to verify the AMBA 3 AHB component of a SOC or an ASIC. The SmartDV's AMBA 3 AHB Verification IP is fully compliant with standard AMBA 3 AHB specification. Our AMBA 3 AHB VIP is proved across multiple customers.

AMBA 3 AHB Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AMBA 3 AHB Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with ARM AMBA 3 AHB specification.
  • Supports ARM11 extension.
  • Supports AHB Master, Slave, Monitor and Checker.
  • Supports all AHB data widths and address widths.
  • Supports all protocol transfer types, burst transfers and response types.
  • Support for all the transfer sizes.
  • Supports constrained randomization of protocol attributes.
  • Slave supports fine grain control of response per address or per transaction.
  • Master supports fine grain control of busy state insertion and Master aborting.
  • Supports locked transfers.
  • Supports split and retry transfers.
  • Continue or cancel of a transfer on error response.
  • Support for programmable wait states or delay insertion.
  • Ability to inject errors during data transfer.
  • Programmable Timeout insertion.
  • Flexibility to send completely configured data.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control AHB functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in Master, Slave and Monitor for various events.
  • Status counters for various events on bus.
  • AHB Verification IP comes with complete testsuite to test every feature of AMBA 3 AHB specification.
Benefits
  • Faster testbench development and more complete verification of AMBA 3 AHB designs.
  • Easy to use command interface simplifies testbench control and configuration of Master and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
AMBA 3 AHB Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AMBA 3 AHB Verification env contains following.

  • Complete regression suite containing all the AMBA 3 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
Smart VIPDebug

Smart VIPDebug provides easy way to debug the AMBA 3 AHB Verification IP Protocol. This links waveform, log file with specs and makes debugging easier

Smart VIPDebug supports both VCD and FSDB files for debugging.

AMBA 3 AHB Verification IP Smart VIPDebug

AMBA 5 AHB Bus Verification IP

AMBA 5 AHB Bus Verification IP

AMBA 5 AHB Bus Verification IP provides a smart way to verify the AMBA 5 AHB component of a SOC or an ASIC. The SmartDV's AMBA 5 AHB Bus Verification IP is fully compliant with standard AMBA 5 AHB specification.

AMBA 5 AHB Bus Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AMBA 5 AHB Bus Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with ARM AMBA 5 AHB specification.
  • Supports AMBA 5 AHB Master, Slave, Bus, Monitor and Checker.
  • Support for multiple Masters and slaves.
  • Supports all AMBA 5 AHB data widths and address widths.
  • Supports all protocol transfer types, burst transfers and response types.
  • Support for all the transfer sizes.
  • Supports Extended memory types
  • Support for Secure transfers
  • Supprot for Endianess
  • Supports Stable between clock
  • Exclusive and Locked Transfers support
  • Multi-Copy Atomicity support
  • Multiple slave select support
  • Single-copy atomicity size support
  • User signaling support
  • Supports constrained randomization of protocol attributes.
  • Slave supports fine grain control of response per address or per transaction.
  • Master supports fine grain control of busy state insertion and Master aborting.
  • Supports Early burst termination and locked transfers.
  • Continue or cancel of a transfer on error response.
  • Support for programmable wait states or delay insertion.
  • Ability to inject errors during data transfer.
  • Programmable Timeout insertion.
  • Flexibility to send completely configured data.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control AMBA 5 AHB functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in Master, Slave, Bus and Monitor for various events.
  • Status counters for various events on bus.
  • AMBA 5 AHB Bus Verification IP comes with complete testsuite to test every feature of AMBA 5 AHB specification.
Benefits
  • Faster testbench development and more complete verification of AMBA 5 AHB designs.
  • Easy to use command interface simplifies testbench control and configuration of Master, Slave and Bus.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
AMBA 3 AHB Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AMBA 3 AHB Verification env contains following.

  • Complete regression suite containing all the AMBA 3 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Bus Verification Env
  • SmartDV's AMBA 5 AHB Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

AMBA 5 AHB Verification IP

AMBA 5 AHB Verification IP

AMBA 5 AHB Verification IP provides a smart way to verify the AMBA 5 AHB component of a SOC or an ASIC. The SmartDV's AMBA 5 AHB Verification IP is fully compliant with standard AMBA 5 AHB specification.

AMBA 5 AHB Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AMBA 5 AHB Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with ARM AMBA 5 AHB specification.
  • Supports AMBA 5 AHB Master, Slave, Monitor and Checker.
  • Support for multiple Masters and slaves.
  • Supports all AMBA 5 AHB data widths and address widths.
  • Supports all protocol transfer types, burst transfers and response types.
  • Support for all the transfer sizes.
  • Supports Extended memory types
  • Support for Secure transfers
  • Supprot for Endianess
  • Supports Stable between clock
  • Exclusive and Locked Transfers support
  • Multi-Copy Atomicity support
  • Multiple slave select support
  • Single-copy atomicity size support
  • User signaling support
  • Supports constrained randomization of protocol attributes.
  • Slave supports fine grain control of response per address or per transaction.
  • Master supports fine grain control of busy state insertion and Master aborting.
  • Supports Early burst termination and locked transfers.
  • Continue or cancel of a transfer on error response.
  • Support for programmable wait states or delay insertion.
  • Ability to inject errors during data transfer.
  • Programmable Timeout insertion.
  • Flexibility to send completely configured data.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control AMBA 5 AHB functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in Master, Slave and Monitor for various events.
  • Status counters for various events on bus.
  • AMBA 5 AHB Verification IP comes with complete testsuite to test every feature of AMBA 5 AHB specification.
Benefits
  • Faster testbench development and more complete verification of AMBA 5 AHB designs.
  • Easy to use command interface simplifies testbench control and configuration of Master and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
AMBA 3 AHB Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AMBA 3 AHB Verification env contains following.

  • Complete regression suite containing all the AMBA 3 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Bus Verification Env
  • SmartDV's AMBA 5 AHB Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Verification Env
  • SmartDV's AMBA 5 AHB Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

AMBA AHB Verification IP

AMBA AHB Verification IP

AMBA AHB Verification IP provides a smart way to verify the AMBA AHB component of a SOC or an ASIC. The SmartDV's AMBA AHB Verification IP is fully compliant with standard AMBA 2 AHB, AMBA 3 AHB-Lite and AMBA 5 AHB Specifications. Our AMBA AHB VIP is proved across multiple customers.

AMBA AHB Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AMBA AHB Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with ARM AMBA 2 AHB, AMBA 3 AHB-Lite and AMBA 5 AHB specifications.
  • Supports ARM11 extension
  • Supports AHB, AHB-Lite and AHB5 operation.
  • Supports AHB Master, AHB Slave, AHB Monitor and AHB Checker.
  • Support for multiple masters and slaves.
  • Supports all ARM AMBA AHB data widths and address widths.
  • Supports all protocol transfer types, burst transfers and response types.
  • Support for all the transfer sizes.
  • Supports constrained randomization of protocol attributes.
  • Slave supports fine grain control of response per address or per transaction.
  • Master supports fine grain control of busy state insertion and master aborting.
  • Supports Early burst termination and locked transfers.
  • Supports split and retry transfers.
  • Continue or cancel of a transfer on error response.
  • Support for programmable wait states or delay insertion.
  • Ability to inject errors during data transfer.
  • Programmable Timeout insertion.
  • Flexibility to send completely configured data.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control AHB functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in master, slave and monitor for various events.
  • Status counters for various events on bus.
  • AHB Verification IP comes with complete testsuite to test every feature of AHB specification.
  • AHB-Lite support
    • Transfer type changes during wait states
    • Address changes during wait states
    • Burst termination after a BUSY transfer
    • Early burst termination
  • AHB5 support
    • Extended memory types
    • Secure transfers
    • Endian
    • Stable between clock
    • Exclusive Transfers
    • Multi-Copy Atomicity
    • Locked transfers
    • Multiple slave select
    • Single-copy atomicity size
    • User signaling
Benefits
  • Faster testbench development and more complete verification of AMBA AHB designs.
  • Easy to use command interface simplifies testbench control and configuration of master and slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
AMBA 3 AHB Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AMBA 3 AHB Verification env contains following.

  • Complete regression suite containing all the AMBA 3 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Bus Verification Env
  • SmartDV's AMBA 5 AHB Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Verification Env
  • SmartDV's AMBA 5 AHB Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA AHB Verification Env
  • SmartDV's AMBA AHB Verification env contains following.
  • Complete regression suite containing all the AMBA 2 AHB, AMBA 3 AHB-Lite and AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

AMBA 3 AHB Bus Verification IP

AMBA 3 AHB Bus Verification IP

AMBA 3 AHB Bus Verification IP provides a smart way to verify the AMBA 3 AHB component of a SOC or an ASIC. The SmartDV's AMBA 3 AHB Bus Verification IP is fully compliant with standard AMBA 3 AHB specification. Our AMBA 3 AHB Bus VIP is proved across multiple customers.

AMBA 3 AHB Bus Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AMBA 3 AHB Bus Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with ARM AMBA 3 AHB specification.
  • Supports ARM11 extension.
  • Supports AHB Master, Slave, Bus, Monitor and Checker.
  • Support for multiple Masters and Slaves.
  • Supports all AHB data widths and address widths.
  • Supports all protocol transfer types, burst transfers and response types.
  • Support for all the transfer sizes.
  • Supports constrained randomization of protocol attributes.
  • Slave supports fine grain control of response per address or per transaction.
  • Master supports fine grain control of busy state insertion and Master aborting.
  • Supports Early burst termination and locked transfers.
  • Supports split and retry transfers.
  • Continue or cancel of a transfer on error response.
  • Support for programmable wait states or delay insertion.
  • Ability to inject errors during data transfer.
  • Programmable Timeout insertion.
  • Flexibility to send completely configured data.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control AHB functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in Master, Slave, Bus and Monitor for various events.
  • Status counters for various events on bus.
  • AHB Bus Verification IP comes with complete testsuite to test every feature of AMBA 3 AHB specification.
Benefits
  • Faster testbench development and more complete verification of AMBA 3 AHB designs.
  • Easy to use command interface simplifies testbench control and configuration of Master, Slave and Bus.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
AMBA 3 AHB Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AMBA 3 AHB Verification env contains following.

  • Complete regression suite containing all the AMBA 3 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Bus Verification Env
  • SmartDV's AMBA 5 AHB Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Verification Env
  • SmartDV's AMBA 5 AHB Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA AHB Verification Env
  • SmartDV's AMBA AHB Verification env contains following.
  • Complete regression suite containing all the AMBA 2 AHB, AMBA 3 AHB-Lite and AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 3 AHB Bus Verification Env
  • SmartDV's AMBA 3 AHB Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 3 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

AMBA 3 AHB-Lite Bus Verification IP

AMBA 3 AHB-Lite Bus Verification IP

AMBA 3 AHB-Lite Bus Verification IP provides a smart way to verify the AMBA 3 AHB-Lite component of a SOC or an ASIC. The SmartDV's AMBA 3 AHB-Lite Verification IP is fully compliant with standard AMBA 3 AHB-Lite specification. Our AMBA 3 AHB-Lite Bus VIP is proved across multiple customers.

AMBA 3 AHB-Lite Bus Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AMBA 3 AHB-Lite Bus Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with ARM AMBA 3 AHB-Lite specification.
  • Supports AHB-Lite Master, Slave, Bus, Monitor and Checker.
  • Support for multiple slaves.
  • Supports all AHB-Lite data widths and address widths.
  • Supports all protocol transfer types, burst transfers and response types.
  • Support for all the transfer sizes.
  • Transfer type changes during wait states
  • Address changes during wait states
  • Burst termination after a BUSY transfer
  • Early burst termination
  • Supports constrained randomization of protocol attributes.
  • Slave supports fine grain control of response per address or per transaction.
  • Master supports fine grain control of busy state insertion and Master aborting.
  • Supports locked transfers.
  • Continue or cancel of a transfer on error response.
  • Support for programmable wait states or delay insertion.
  • Ability to inject errors during data transfer.
  • Programmable Timeout insertion.
  • Flexibility to send completely configured data.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control AHB-Lite functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in Master, Slave, Bus and Monitor for various events.
  • Status counters for various events on bus.
  • AHB-Lite Bus Verification IP comes with complete testsuite to test every feature of AMBA 3 AHB-Lite specification.
Benefits
  • Faster testbench development and more complete verification of AMBA 3 AHB-Lite designs.
  • Easy to use command interface simplifies testbench control and configuration of Master, Slave and Bus.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
AMBA 3 AHB Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AMBA 3 AHB Verification env contains following.

  • Complete regression suite containing all the AMBA 3 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Bus Verification Env
  • SmartDV's AMBA 5 AHB Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Verification Env
  • SmartDV's AMBA 5 AHB Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA AHB Verification Env
  • SmartDV's AMBA AHB Verification env contains following.
  • Complete regression suite containing all the AMBA 2 AHB, AMBA 3 AHB-Lite and AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 3 AHB Bus Verification Env
  • SmartDV's AMBA 3 AHB Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 3 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 3 AHB-Lite Bus Verification Env
  • SmartDV's AMBA 3 AHB-Lite Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 3 AHB-Lite testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

AMBA 3 AHB-Lite Verification IP

AMBA 3 AHB-Lite Verification IP

AMBA 3 AHB-Lite Verification IP provides a smart way to verify the AMBA 3 AHB-Lite component of a SOC or an ASIC. The SmartDV's AMBA 3 AHB-Lite Verification IP is fully compliant with standard AMBA 3 AHB-Lite specification. Our AMBA 3 AHB-Lite VIP is proved across multiple customers.

AMBA 3 AHB-Lite Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AMBA 3 AHB-Lite Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with ARM AMBA 3 AHB-Lite specification.
  • Supports AHB-Lite Master, Slave, Monitor and Checker.
  • Support for multiple slaves.
  • Supports all AHB-Lite data widths and address widths.
  • Supports all protocol transfer types, burst transfers and response types.
  • Support for all the transfer sizes.
  • Transfer type changes during wait states
  • Address changes during wait states
  • Burst termination after a BUSY transfer
  • Early burst termination
  • Supports constrained randomization of protocol attributes.
  • Slave supports fine grain control of response per address or per transaction.
  • Master supports fine grain control of busy state insertion and Master aborting.
  • Supports locked transfers.
  • Continue or cancel of a transfer on error response.
  • Support for programmable wait states or delay insertion.
  • Ability to inject errors during data transfer.
  • Programmable Timeout insertion.
  • Flexibility to send completely configured data.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control AHB-Lite functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in Master, Slave and Monitor for various events.
  • Status counters for various events on bus.
  • AHB-Lite Verification IP comes with complete testsuite to test every feature of AMBA 3 AHB-Lite specification.
Benefits
  • Faster testbench development and more complete verification of AMBA 3 AHB-Lite designs.
  • Easy to use command interface simplifies testbench control and configuration of Master and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
AMBA 3 AHB Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AMBA 3 AHB Verification env contains following.

  • Complete regression suite containing all the AMBA 3 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Bus Verification Env
  • SmartDV's AMBA 5 AHB Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 5 AHB Verification Env
  • SmartDV's AMBA 5 AHB Verification env contains following.
  • Complete regression suite containing all the AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA AHB Verification Env
  • SmartDV's AMBA AHB Verification env contains following.
  • Complete regression suite containing all the AMBA 2 AHB, AMBA 3 AHB-Lite and AMBA 5 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 3 AHB Bus Verification Env
  • SmartDV's AMBA 3 AHB Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 3 AHB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 3 AHB-Lite Bus Verification Env
  • SmartDV's AMBA 3 AHB-Lite Bus Verification env contains following.
  • Complete regression suite containing all the AMBA 3 AHB-Lite testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
  • AMBA 3 AHB-Lite Verification Env
  • SmartDV's AMBA 3 AHB-Lite Verification env contains following.
  • Complete regression suite containing all the AMBA 3 AHB-Lite testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.