• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

SATA Synthesizable Transactor

SATA Synthesizable Transactor

The Sata Synthesizable Transactor is compliant with 3.5 specifications and verifies Sata interfaces. SATA is build on top of it to make it robust. SATA Synthesizable Transactor provides a smart way to verify the SATA component of a SOC or a ASIC in Emulator or FPGA platform. Sata Synthesizable Transactor is developed by experts in networking, who have developed networking products in companies like Intel, Cortina-Systems, Emulex, Cisco. We know what it takes to verify a networking product.

Features
  • Supports SATA specs 2.5/2.6/3.0/3.1/3.2/3.3/3.4/3.5.
  • Supports 1.5, 3 and 6 Gbps speeds.
  • Supports Port Multiplier Discovery and Enumeration.
  • Supports TBI interface with following bits
    • 10 bit
    • 20 bit
    • 40 bit
  • Supports the PIPE interface
  • Disparity checking.
  • Kcode & Dcode validity and alignment.
  • 8b/10b Encode and Decode functions.
  • Controls to inject bit errors.
  • OOB sequence generation and checking.
  • Digital SERDES model included.
  • Callbacks for use in directed test writing.
  • Selectable as Host or Device BFM.
  • Complete Link Layer state machine.
  • Selectable Primitive CONT and fill substitution processing.
  • Selectable data scrambling option.
  • Configurable Receive and Transmit fifo latencies.
  • 8b/10b encoding and decoding, Error injection.
  • Configurable OOB signals and speed of operation.
  • Configurable phy layer timers.
  • User defined primitive transmission.
  • Single or multi-bit error injection.
  • User defined primitives & frame transmission.
  • Supports link layer power modes.
  • SYNC injection during FIS transfer.
  • Randomized/directed CRC error injection and checking.
  • Ability to enable/disable scrambling on the fly.
  • Programmable enable/disable & duration of DMAT, CONT and HOLD primitives.
  • Callback functions for state transitions, primitive and FIS reception/transmission
  • OOB transmission/reception and speed change.
  • Supports LBA with HDD size configuration.
  • APIs providing backdoor access to HDD.
  • Programmable auto-activate support using configuration.
  • Supports all standard ATA command sets including NCQ.
  • Configurable FIS latencies, FIFO depths and FIS size.
  • Supports PIPE interface.
  • Supports 8,16,32,64 bit SERDES interface.
  • Supports Asynchronous notification.
  • Supports Asynchronous Signal Recovery.
  • Supports Speed Switching/Negotiation.
  • Set Features support.
  • Device Configuration Overlay.
  • Software Settings Preservation and Hardware Feature Control support.
  • Supports Staggered Spin up.
  • Supports the Non 512 Byte Sector Size.
  • Support for Enclosure Management/Services is available.
  • Supports HDD activity activation.
  • Ability to Automatic Partial to Slumber Transitions.
  • Supports DHU Specific Operation.
  • Rebuild Assist is supported.
  • Supports Intermixing of Non-native queued commands with Native Queued commands.
  • Enabled Hybrid Information Feature.
  • Device Signature return Feature.
  • Supports SATA Logs.
  • Optional DC-IDLE pin
  • Supports FPDMA Zone management commands.
  • Supports Queued version of ACS-4 Zero EXT command.
  • Supports Receive FPDMA Queued to support ZAC.
  • Supports Data Set Management aligned with ACS-4 and Data Set Management XL command.
  • Supports ZAC Management Logs for NCQ Non data and Send/Receive FPDMA commands.
  • Supports Out of band management control structures
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • SATA Verification IP comes with complete testsuite to test every feature of SATA specification.
Benefits
  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms
Sata Synthesizable Transactor Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Sata Synthesizable env contains following:

  • Synthesizable transactors
  • Complete regression suite containing all the Sata testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and functions used in verification env
  • Documentation contains User's Guide and Release notes

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.