• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

NAND Flash Synthesizable Transactor

NAND Flash Synthesizable Transactor

NAND Flash Synthesizable Transactor provides a smart way to verify the NAND Flash component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's NAND Flash Synthesizable Transactor is fully compliant with standard HY27UH08AG(5/D)M Specification and provides the following features.

Features
  • Supports 100% of NAND Flash protocol standard of HY27UH08AG(5/D)M
  • Supports all the NAND Flash commands as per the specs
  • Supports NAND interface of x8 width
  • Supports multiplexed address/data
  • Supports memory cell array of (2K+64) bytes *64 pages*16,384 blocks
  • Supports page size of (2K + 64 spare) bytes for x8 device
  • Supports block size of (128K + 4K spare) bytes for x8 device
  • Supports page read/program
  • Supports copy back program mode for fast page copy without external buffering
  • Supports cache program mode to improve the program throughput
  • Supports fast block erase time of 2ms
  • Supports status register
  • Supports electronic signature
  • Supports chip enable don’t care
  • Supports hardware data protection
  • Provides cost effective solutions for mass storage applications
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations
  • Protocol checker fully compliant with NAND Flash specification HY27UH08AG(5/D)M
Benefits
  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms
NAND Flash Synthesizable Transactor Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's NAND Flash Synthesizable Transactor env contains following:

  • Synthesizable transactors
  • Complete regression suite containing all the NAND Flash testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and function's used in verification env
  • Documentation contains User's Guide and Release notes

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.