MIPI I3C Synthesizable Transactor provides a smart way to verify the MIPI I3C component of a SOC or a ASIC in Emulator or FPGA platform. MIPI I3C Synthesizable Transactor provides an smart way to verify the MIPI I3C bi-directional two-wire bus. The SmartDV's MIPI I3C Synthesizable Transactor is fully compliant with Specification for I3C version 1.1 and provides the following features.
- Features
-
- Compliant with MIPI I3C version 1.1 specification
- Supports full MIPI I3C Master and Slave functionality
- Two wire serial interface up to 12.5 MHz using Push-Pull with the following Data rates supported
- Supports all topologies
- Single master – Single slave
- Single master – Multi slave
- Multi master – Single slave
- Multi master – Multi slave
- Dynamic Addressing while supporting Static Addressing for legacy I2C devices.
- Supports I3C address arbitration.
- Supports Single Data Rate (SDR) messaging.
- Supports High Data Rate (HDR) messaging
- HDR-Dual Data Rate Mode (HDR-DDR)
- HDR-Ternary symbol for Pure bus (HDR-TSP)
- HDR-Ternary symbol Legacy inclusive bus (HDR-TSL)
- In-Band Interrupt support and Hot-Join support
- Legacy I2C Device co-existence on the same Bus instance
- Supports error detection and recovery
- Supports injection of various errors by master
- Broadcast address/ I3C address error
- SDR write data parity error
- Dynamic address parity error
- Illegal CCC error
- HDR command parity and preamble error
- HDR write data parity and preamble error
- HDR CRC and frame error
- Supports injection of various errors by slave
- Broadcast address/ I3C address nack error
- Illegal CCC error
- I2C write data nack error
- SDR read data parity error
- HDR read data preamble and parity error
- HDR read CRC error
- Benefits
-
- Compatible with testbench writing using SmartDV's VIP
- All UVM sequences/testcases written with VIP can be reused
- Runs in every major emulators environment
- Runs in custom FPGA platforms
- MIPI I3C Synthesizable Env
-
SmartDV's MIPI I3C Synthesizable env contains following:
- Synthesizable transactors
- Complete regression suite containing all the MIPI I3C testcases
- Examples showing how to connect various components, and usage of Synthesiable VIP
- Detailed documentation of all DPI, class, task and functions used in verification env
- Documentation contains User's Guide and Release notes
