The MIPI HTI Synthesizable Transactor is compliant with version 1.0 specifications and verifies MIPI HTI interfaces. MIPI HTI is build on top of it to make it robust. MIPI HTI Synthesizable Transactor provides a smart way to verify the MIPI HTI component of a SOC or a ASIC in Emulator or FPGA platform. MIPI HTI Synthesizable Transactor is developed by experts in networking, who have developed networking products in companies like Intel, Cortina-Systems, Emulex, Cisco. We know what it takes to verify a networking product.
- Features
-
- Supports MIPI HTI version 1.0 specification
- Supports Point-to-point topology (Multiple lanes)
- Supports up to 8 lanes
- Supports NRZ line encoding
- Supports full of unidirectional duplex from TX to RX
- Supports Aurora 8b/10b Encode and Decode functions
- Supports test pattern LFSR
- Supports user flow control (UFC )
- Supports following bit rates:
- 1.62 Gbps
- 1.65 Gbps
- 2.5 Gbps
- 2.7 Gbps
- 3 Gbps
- 3.125 Gbps
- 3.4 Gbps
- 4.2 Gbps
- 5 Gbps
- 5.4 Gbps
- 6 Gbps
- 6.25 Gbps
- 8 Gbps
- 8.1 Gbps
- 8.5 Gbps
- 10 Gbps
- 10.3125 Gbps
- 12 Gbps
- 12.5 Gbps
- Support following 8b/10b error insertion and detection:
- Invalid K character injection
- Injection of disparity errors
- Wrong K character injection
- Supports Full MIPI HTI Transmitter and Receiver functionality
- Detects and notifies the test bench of all protocol and timing errors.
- Status counters for various events in bus.
- MIPI HTI Verification IP comes with complete test suite to test every feature of MIPI HTI specification.
- Benefits
-
- Compatible with testbench writing using SmartDV's VIP
- All UVM sequences/testcases written with VIP can be reused
- Runs in every major emulators environment
- Runs in custom FPGA platforms
- MIPI HTI Synthesizable Transactor Env
-
SmartDV's MIPI HTI Synthesizable env contains following:
- Synthesizable transactors
- Complete regression suite containing all the MIPI HTI testcases
- Examples showing how to connect various components, and usage of Synthesizable Transactor
- Detailed documentation of all DPI, class, task and functions used in verification env
- Documentation contains User's Guide and Release notes
