GDDR5X Synthesizable Transactor provides a smart way to verify the GDDR5X component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's GDDR5X Synthesizable Transactor is fully compliant with standard JESD232 and JESD232A Specification and provides the following features.
- Features
-
- Supports 100% of GDDR5X protocol standard JESD232 and JESD232A
- Supports all the GDDR5X commands as per the specs
- Supports all types of timing and protocol violation detection
- Supports up to 16GB device density
- Supports the following device modes:
- Supports all mode register programming
- Checks for following:
- Check-points include power on, initialization and power off rules
- State based rules, active command rules
- Read/write command rules etc
- All timing violations
- Supports single ended interface for command, address and data
- Supports QDR and DDR operating mode
- Supports programmable read latency and write latency
- Supports write data mask function via address bus
- Supports data bus inversion (DBI) & address bus inversion (ABI)
- Supports input/output PLL/DLL
- Supports address training
- Supports RDQS mode
- Supports bank group features
- Supports DQ preamble
- Supports cyclic redundancy check (CRC-8)
- Supports programmable CRC read latency and write latency
- Supports low power modes
- Supports auto precharge option for each burst access
- Supports on-die termination (ODT) for all high-speed inputs
- Supports mirror function with MF pin
- Supports IEEE 1149.1 compliant boundary scan
- Notifies the test bench of significant events such as transactions, warnings, timing and protocol violations
- Benefits
-
- Compatible with testbench writing using SmartDV's VIP
- All UVM sequences/testcases written with VIP can be reused
- Runs in every major emulators environment
- Runs in custom FPGA platforms
- GDDR5X VSynthesizable Transactor Env
-
SmartDV's GDDR5X Synthesizable Transactor env contains following:
- Synthesizable transactors
- Complete regression suite containing all the GDDR5X testcases
- Examples showing how to connect various components, and usage of Synthesizable Transactor
- Detailed documentation of all DPI, class, task and function's used in verification env
- Documentation contains User's Guide and Release notes
