• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

AMBA ATB Synthesizable Transactor

AMBA ATB Synthesizable Transactor

AMBA ATB Synthesizable Transactor provides a smart way to verify the AMBA ATB component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's AMBA ATB Synthesizable Transactor is fully compliant with standard ARM AMBA 3 ATB (ATB v1.0) and AMBA 4 ATB (ATB v1.1) Specification and provides the following features

Features
  • Compliant to ARM AMBA 3 ATB (ATB v1.0) and AMBA 4 ATB (ATB v1.1) Protocol.
  • Support AMBA ATB Master, ATB Slave and ATB Checker.
  • Support for multiple masters and slaves.
  • Supports all ARM AMBA ATB 1.0/1.1 data, byte and ID widths.
  • ATB 1.0/ATB 1.1 common support
    • Supports Flow control - valid/ready signaling for trace data.
    • Supports different types of Flush Request control - Flush valid/ready signaling with trace data.
    • Support for programmable delays.
    • Supports capturing of valid trace data.
    • Supports constrained randomization of protocol attributes.
    • Flexibility to send completely configured data.
    • Programmable ID's for the trace transfers.
    • Programmable Timeout insertion.
    • Ability to inject errors during data transfer.
  • ATB 1.1 support
  • In addition to ATB 1.0 support, ATB 1.1 supports the following features,
    • Supports enable and disable access for clock.
    • Supports Synchronization Request operations.
    • Supports trace triggering operations.
  • Rich set of configuration parameters to control AMBA ATB functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings,timing and protocol violations.
  • Status counters for various events on bus.
  • AMBA ATB SimXL comes with complete testsuite to test every feature of ARM AMBA ATB 1.0/1.1 specification
Benefits
  • Compatible with testbench writing using SmartDV VIP's.
  • All UVM sequences/testcases written with VIP can be reused.
  • Runs in every major emulators environment.
  • Runs in custom FPGA platforms.
AMBA ATB Synthesizable Transactor Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AMBA ATB Synthesizable env contains following:

  • Synthesizable transactors
  • Complete regression suite containing all the AMBA ATB testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all class, task and functions used in verification env
  • Documentation contains User's Guide and Release notes

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.