• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

MIPI SOUNDWIRE PSVIP

MIPI SOUNDWIRE PSVIP

MIPI SoundWire Post Silicon Validation IP provides a smart way to post silicon validation of the MIPI SoundWire component of a SOC. MIPI SoundWire Post Silicon Validation IP provides an smart way to post silicon validation of the MIPI Soundwire bus. The SmartDV's MIPI SoundWire Post Silicon Validation IP is fully compliant with version 1.2r08 MIPI SoundWire Bus Specification and provides the following features.

MIPI SOUNDWIRE PSVIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MIPI SOUNDWIRE PSVIP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports MIPI SoundWire version 1.2r08 Specifications
  • Supports full MIPI SoundWire Master,Slave functionality
  • Supports Basic PHY and High PHY mode
  • Supports IO timing
  • Supports all frame shapes
  • Supports static, dynamic and PHY frame synchronization
  • Supports handling over bus control to Monitor based on BREQ bit
  • Supports BANK handling
  • Supports handling of all combinations of ACK/NACK responses
  • Supports PING, Read, Write commands
  • Supports all registers definitions with proper read/write attributes
  • Supports Dual Ranked Register and Commit mechanism
  • Supports Multi-byte Quantities buffer
  • Supports dynamic shape and payload switching
  • Supports groups and group response generation and handling
  • Supports bulk payload transport and bulk register access
  • Supports PRBS, Static0 and Static1 test modes
  • Supports clock pause and clock stop operation
  • Supports various kind of interrupts
  • Supports multi-lane payload transport
  • Supports various kind of payload positioning w.r.t Block per port and Block per channel
  • Supports various kind of flow controlled payload transport
  • Supports various kind of resets
    • Bus-Reset
    • ClockStopMode1 Reset
    • LostSync Reset
    • Register Reset
  • Supports various kind of Master and Slave errors generation
    • Parity errors
    • CRC errors
    • Dynamic Sync bit errors
    • Static sync bit errors
    • Slave responding when address not assigned
    • Master startup using wrong shape
    • Bus clash error
    • PRBS pattern error
    • Testmode Static 0 error
    • Testmode Static 1 error
  • Supports bus-accurate timing.
  • Supports programmable speed.
Benefits
  • Runs in custom FPGA platforms
  • Validate MIPI Soundwire device for compliance
MIPI SOUNDWIRE Post Silicon Validation IP Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's MIPI SoundWire Post Silicon Validation IP env contains following:

  • Linux Perl Driver to control the PSVIP
  • Encrypted RTL of PSVIP or Bit file for selected FPGA platform
  • Complete regression suite containing all the I2C testcases
  • Detailed documentation of all functions of perl driver and testcases
  • Documentation also contains User's Guide and Release notes

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.