• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Twin Quad NOR Flash Memory Model

Twin Quad NOR Flash Memory Model

Twin Quad NOR Flash Memory Model provides an smart way to verify the Twin Quad NOR Flash component of a SOC or a ASIC. The SmartDV's Twin Quad NOR Flash memory model is fully compliant with standard Twin Quad NOR Flash Specification and provides the following features. Better than Denali Memory Models.

Twin Quad NOR Flash Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Twin Quad NOR Flash Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports Twin Quad NOR Flash memory devices like MT25T_QLKT_L_01G_xBB from all leading vendors
  • Supports 100% of Twin Quad NOR Flash protocol standards.
  • Supports all the Twin Quad NOR Flash commands as per the specs.
  • Supports Stacked device (two 512Mb die)
  • Supports Dual/quad I/O instructions
  • Supported protocols in both STR and DTR
    • Extended I/O protocol
    • Dual I/O protocol
    • Quad I/O protocol
  • Supports Execute-in-place (XIP).
  • Supports volatile and nonvolatile configuration settings.
  • Supports software reset.
  • Supports 3-byte and 4-byte addressing modes
  • Supports 64-byte OTP area outside main memory.
    • Readable and user-lockable
    • Permanent lock with Program OTP commands
  • Supports Program/Erase Suspend operation.
  • Supports the following Erase capability
    • Die erase
    • Sector erase 64KB uniform granularity
    • Subsector erase 4KB, 32KB granularity
  • Supports security and write protection
    • Volatile and nonvolatile locking and software write protection
    • Nonvolatile configuration locking
    • Password protection
    • Hardware write protection
    • CRC
  • Supports all types of timing and protocol violation detection.
  • Constantly monitors Twin Quad NOR Flash behavior during simulation.
  • Protocol checker fully compliant with Twin Quad NOR Flash Specification.
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Supports Callbacks, so that user can access the data observed by monitor.
Benefits
  • Faster testbench development and more complete verification of Twin Quad NOR Flash designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
Twin Quad NOR Flash Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Twin Quad NOR Flash Verification env contains following.

  • Complete regression suite containing all the Twin Quad NOR Flash testcases.
  • Examples showing how to connect and usage of Model.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.