• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Parallel NOR Flash Memory Model

Parallel NOR Flash Memory Model

Parallel NOR Flash Memory Model provides an smart way to verify the Parallel NOR Flash component of a SOC or a ASIC. The SmartDV's Parallel NOR Flash memory model is fully compliant with standard Parallel NOR Flash Specification and provides the following features. Better than Denali Memory Models.

Parallel NOR Flash Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Parallel NOR Flash Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports Parallel NOR Flash memory devices from all leading vendors.
  • Supports 100% of Parallel NOR Flash protocol standard.
  • Supports all the Parallel NOR Flash commands as per the specs.
  • Supports Asynchronous random/page read
    • Page size : 16 words or 32 bytes
    • Page access : 20ns
  • Supports Buffer program (512-word program buffer)
    • 2.0 MB/s when using full buffer program
    • 2.5 MB/s when using accelerated buffer program
  • Supports Word/Byte program.
  • Supports Block erase (128KB).
  • Supports the following memory densities
    • 128 MB
    • 256 MB
    • 512 MB
    • 1 GB
    • 2 GB
  • Supports Memory organization
    • Uniform blocks : 128KB or 64KW each
    • x8/x16 data bus
  • Supports Program/erase suspend and resume operation
    • Read from another block during a PROGRAM SUSPEND operation
    • Read or Program another block during an ERASE SUSPEND operation
  • Supports BLANK CHECK operation to verify an erased block.
  • Supports CYCLIC REDUNDANCY CHECK (CRC) operation.
  • Supports Unlock bypass, block erase, chip erase and write to buffer capability.
  • Supports all types of timing and protocol violation detection.
  • Supports extended memory blocks.
  • Supports security and write protection
    • Nonvolatile protection
    • Volatile protection
    • Password protection
  • Constantly monitors Parallel NOR Flash behavior during simulation.
  • Protocol checker fully compliant with Parallel NOR Flash Specification.
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Supports Callbacks, so that user can access the data observed by monitor.
Benefits
  • Faster testbench development and more complete verification of Parallel NOR Flash designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
Parallel NOR Flash Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Parallel NOR Flash Verification env contains following.

  • Complete regression suite containing all the Parallel NOR Flash testcases.
  • Examples showing how to connect and usage of Model.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.