• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Open Nand Flash Interface (ONFI)

Open Nand Flash Interface (ONFI)

ONFI (Open Nand Flash Interface) provides an smart way to verify the ONFI host controller or ONFI Flash memory model of a SOC or a ASIC. The SmartDV's ONFI is fully compliant with standard ONFI Specification and provides the following features.

Open Nand Flash Interface (ONFI) is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Open Nand Flash Interface (ONFI) comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with ONFI 2.3/3.0/4.0/4.1/5.0 specifications.
  • Supports Source Synchronous and Asynchronous data interfaces.
  • Supports all mandatory and optional commands.
  • Supports 16 bit bus width operations.
  • Supports Read ID commands.
  • Supports Synchronous reset commands.
  • Supports Interleaved/ Multi-plane commands.
  • Supports Multiple LUN Operation.
  • Supports Reset LUN commands.
  • Supports Get features and Set features commands.
  • Supports Implicit DCC Training commands.
  • Supports Read DQ Training commands.
  • Supports Write TX DQ Training Pattern commands.
  • Supports Write TX DQ Training Read back commands.
  • Supports Write RX DQ Training commands.
  • Configurable timing modes for all data interface.
  • Supports Partial Page programming and copy back programming.
  • Source Synchronous data interface supports Clock Stop feature.
  • Supports dual data bus.
  • Supports Data Bus Inversion(DBI).
  • Supports Small Data Move command for both Program and Copyback operations.
  • Ability to generate Vendor Specific Commands and Block Abstracted NAND Commands.
  • Rich set of configuration parameters to control ONFI functionality.
  • Supports constrained randomization of protocol attributes.
  • On-the-fly protocol and data checking.
  • Supports SDR, DDR, NV-DDR2, NV-DDR3, NV-LPDDR4 data interface.
  • Supports Volume select commands.
  • Detects and reports the following errors.
    • Page address error
    • CRC error
    • Command not support error
    • Illegal command error
    • Synchronous reset error
    • Read ID error
    • Reset LUN error
    • Read cache error
    • Read UID error
    • Lun address change error
    • Copyback program error
    • Change row address error
    • Read status enhanced error
    • Interleave page address error
  • Protocol checker fully compliant with ONFI Specification with versions 2.3/3.0/4.0/4.1/5.0.
  • Status counters for various events on bus.
  • Callbacks in host, slave and monitor for user processing of data.
  • ONFI Verification IP comes with complete testsuite to test every feature of ONFI specification.
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Supports Callbacks, so that user can access the data observed by monitor.
Benefits
  • Faster testbench development and more complete verification of ONFI designs.
  • Easy to use command interface simplifies testbench control and configuration of Host and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
ONFI Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's ONFI Verification env contains following.

  • Complete regression suite containing all the ONFI testcases.
  • Examples showing how to connect various components, and usage of Host, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.