• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

External Memory Interface (EMIF)

External Memory Interface (EMIF)

EMIF provides an smart way to verify the EMIF component of a SOC or a ASIC. The SmartDV's EMIF is fully compliant with standard EMIF Specification and provides the following features.

External Memory Interface (EMIF) is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

External Memory Interface (EMIF) comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports 100% of EMIF standard protocol.
  • Supports all the EMIF commands as per the specs.
  • Supports following external devices.
    • Pipelined synchronous burst SRAM (SBSRAM).
    • Synchronous DRAM (SDRAM).
    • Asynchronous devices, including SRAM, ROM and FIFO’s.
    • An external shared-memory device.
  • Supports external memory power-down, sleep and wakeup modes.
  • Supports all external memory speeds.
  • Supports programmable write cycle length and read cycle length.
  • Supports extended wait.
  • Supports neither page/burst mode read for NOR flash.
  • Supports data bus parking.
  • Supports select strobe mode.
  • Supports interrupt.
  • Supports ECC.
  • Supports all mode register programming.
  • Checks for following
    • Power on, Initialization and Power off rules.
    • State based rules, Active Command rules.
    • Read/Write Command rules.
    • All timing violations.
  • Supports callbacks for user to get command data on bus and user to access the data observed by monitor.
  • Protocol checker fully compliant with EMIF specification.
  • Constantly monitors EMIF behavior during simulation.
  • Quickly validates the implementation of the EMIF standard specification.
  • Bus-accurate timing for min, max and typical values.
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Status counters for various events on bus.
  • EMIF comes with complete testsuite to test every feature of EMIF standard specification.
Benefits
  • Faster testbench development and more complete verification of EMIF designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
EMIF Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's EMIF Verification env contains following.

  • Complete regression suite containing all the EMIF testcases.
  • Complete UVM/OVM sequence library for EMIF controller.
  • Examples showing how to connect and usage of Model.
  • Detailed documentation of all classes, tasks and functions used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.