LPC Device/Peripherals interface is full-featured, easy-to-use, synthesizable design, compatible with Standard LPC specification. Through its LPC compatibility, it provides a simple interface to a wide range of low-cost devices. LPC Device IIP is proven in FPGA environment.The host interface of the LPC Peripherals/Device can be simple interface or can be AMBA APB, AMBA AHB, AMBA AHB-Lite,AMBA AXI,AMBA AXI-Lite, VCI, OCP, Avalon, PLB, Tilelink,Wishbone or Custom protocol.
LPC Device IIP is supported natively in Verilog and VHDL
- Features
-
- Compliant with version 1.1 LPC Specification.
- Full LPC Device/Peripheral functionality
- Supports the following operations:
- Memory read and write
- I/O read and write
- DMA read and write
- Bus Master memory read and write
- Bus Master I/O read and write
- Firmware memory read and write
- TPM read and write
- Supports all transfer sizes
- Supports 128 Bytes for Firmware read
- Support a variable number of wait-states
- Supports Sync timeout detection and abort transfer
- Supports Sync field based error detection and reporting
- Supports wake-up and other power state transitions
- Peripheral is capable of responding to all types of LPC transactions
- Supports Abort Mechanism as per specification
- Supports soft reset
- Supports Reset policy
- Supports LPME#, LPCPD#, CLKRUN# Power management signals
- Fully synthesizable
- Static synchronous design
- Positive edge clocking and no internal tri-states
- Scan test ready
- Simple interface allows easy connection to microprocessor/microcontroller devices
- Benefits
-
- Single Site license option is provided to companies designing in a single site.
- Multi Sites license option is provided to companies designing in multiple sites.
- Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
- Unlimited Designs, license allows implementation of the IIP Core in unlimited number of FPGA bitstreams and ASIC designs.
- Deliverables
-
SmartDV's LPC Device IP contains following.
- The LPC Device interface is available in Source and netlist products.
- The Source product is delivered in verilog.If needed, VHDL and SystemC can also be provided
- Easy to use Verilog Test Environment with Verilog Testcases
- Lint, CDC, Synthesis, Simulation Scripts with waiver files
- IP-XACT RDL generated address map
- Firmware code and linux driver package
- Documentation contains User's Guide and Release notes.
