AVSBUS Master interface provides full support for the two-wire/ three-wire AVSBUS Master synchronous serial interface, compatible with version 1.3.1 Part III of PMBus Bus Specification. Through its AVSBUS Master compatibility, it provides a simple interface to a wide range of low-cost devices. AVSBUS Master IIP is proven in FPGA environment. The host interface of the AVSBUS Master can be simple interface or can be AMBA APB, AMBA AHB, AMBA AHB-Lite, AMBA AXI, AMBA AXI-Lite, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.
AVSBUS Master IIP is supported natively in Verilog and VHDL
- Features
-
- Compliant with AVSBus specification as defined in version 1.3.1 Part III of PMBus Bus Specification
- Supports HCI and Non HCI Interface
- Full AVSBus Master Functionality
- Supports 2-wire and 3-wire mode
- Supports Multiple back to back frames and status for higher bus efficiency upto 256 Commands and responses
- Supports all AVSBus Commands as per specification.
- Supports all AVSBus Data types as per specification.
- Support Clock Pausing between Command frames
- Support Slave status response frames
- Support Bus timeout function
- Fully synthesizable
- Static synchronous design
- Positive edge clocking and no internal tri-states
- Scan test ready
- Simple interface allows easy connection to microprocessor/microcontroller devices
- Benefits
-
- Single site license option is provided to companies designing in a single site.
- Multi sites license option is provided to companies designing in multiple sites.
- Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
- Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.
- Deliverables
-
SmartDV's AVSBUS Master IP contains following
- The AVSBUS Master interface is available in Source and netlist products.
- The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
- Easy to use Verilog Test Environment with Verilog Testcases
- Lint, CDC, Synthesis, Simulation Scripts with waiver files
- IP-XACT RDL generated address map
- Firmware code and Linux driver package
- Documentation contains User's Guide and Release notes.
