• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IP's
      • MIPI Verification IP's
      • Networking and SOC Verification IP's
      • Automotive And Serial Bus Verification IP's
      • Storage And Video Verification IP's
    • Memory Model's
      • DDR SDRAM Memory Models
      • Low Power Memory Models
      • Graphics Memory Models
      • Flash Memory Models
      • High Bandwidth Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
      • Non volatile Memory Models
      • DIMM Memory Models
      • Misc Memory Models
      • DFI Verification IP's
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IP (Assertion IP)
      • Networking and SOC Assertion IP's
      • DDR SDRAM Memory Assertion IP's
      • Low Power Memory Assertion IP's
      • Graphics Memory Assertion IP's
      • SDRAM Memory Assertion IP's
      • DFI Assertion IP's
      • Serial Assertion IP's
    • Post Silicon Validation IP's
      • MIPI Post Silicon Validation IP's
    • Design IP's
      • MIPI Design IP's
      • Networking and SOC Design IP's
      • DMA Controller Design IP's
      • Automotive Design IP's
      • Serial Bus Design IP's
      • Audio Video Design IP's
      • Memory Controller Design IP's
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

OCP VIP

OCP VIP

OCP Verification IP provides an smart way to verify the OCP component of a SOC or a ASIC. The SmartDV's OCP Verification IP is fully compliant with standard OCP Specification 3.1 and provides the following features.

OCP VIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

OCP VIP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with OCP 3.1 specification.
  • Supports OCP Master, OCP Slave, OCP Monitor and OCP Checker.
  • Supports all OCP protocol transfer & command types.
  • Supports all OCP protocol signal widths including address and data.
  • Supports all OCP protocol burst models, burst lengths and response types.
  • SRMD and MRMD bursts support.
  • Ability to pipeline transfers and non-blocking flow control support.
  • Supports concurrency and out-of-order processing of transfers: Multi-threading and tagging support.
  • Request interleaving support.
  • Master/Slave Connect-Disconnect feature support.
  • Supports 2-Dimensional block burst address sequences.
  • Compliance to phase-ordering rules.
  • Complete support for full range of OCP configurations.
  • Asynchronous/synchronous reset and EnableClk mechanism. On the fly reset control.
  • Support for ThreadBusy behavior.
  • Supports all sideband signals.
  • Coherence Extensions support.
  • Consistency checks for configuration parameters.
  • Slave supports fine grain control of response per address or per transfer.
  • Supports constrained randomization of protocol attributes.
  • Programmable Timeout insertion.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control OCP functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in master, slave and monitor for various events.
  • Status counters for various events on bus.
  • OCP Verification IP comes with complete testsuite to test every feature of OCP 3.1 specification.
Benefits
  • Faster testbench development and more complete verification of OCP designs.
  • Easy to use command interface simplifies testbench control and configuration of master and slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
OCP Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's OCP Verification env contains following.

  • Complete regression suite containing all the OCP testcases.
  • Examples showing how to connect various components and usage of BFM and Monitor.
  • Detailed documentation of all classes, tasks and functions used in verification env.
  • Documentation also contains User's Guide and Release notes.

Give us your feedback

Was this page helpful?
Ask us a question or get help

Talk to Us

Partner with us

Develop Custom VIP's
Partner for design IP's

Send Enquiry

Quick Contact

A value is required.
A value is required.
A value is required.
A value is required.
Copyright © 2020 SmartDV Technologies India Private Limited All rights reserved.