• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IP's
      • MIPI Verification IP's
      • Networking and SOC Verification IP's
      • Automotive And Serial Bus Verification IP's
      • Storage And Video Verification IP's
    • Memory Model's
      • DDR SDRAM Memory Models
      • Low Power Memory Models
      • Graphics Memory Models
      • Flash Memory Models
      • High Bandwidth Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
      • Non volatile Memory Models
      • DIMM Memory Models
      • Misc Memory Models
      • DFI Verification IP's
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IP (Assertion IP)
      • Networking and SOC Assertion IP's
      • DDR SDRAM Memory Assertion IP's
      • Low Power Memory Assertion IP's
      • Graphics Memory Assertion IP's
      • SDRAM Memory Assertion IP's
      • DFI Assertion IP's
      • Serial Assertion IP's
    • Post Silicon Validation IP's
      • MIPI Post Silicon Validation IP's
    • Design IP's
      • MIPI Design IP's
      • Networking and SOC Design IP's
      • DMA Controller Design IP's
      • Automotive Design IP's
      • Serial Bus Design IP's
      • Audio Video Design IP's
      • Memory Controller Design IP's
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

MIPI CPHY VIP

MIPI CPHY VIP

MIPI CPHY Verification IP is compliant with MIPI CPHY specification and verifies CPHY devices. CPHY Verification IP is developed by experts who have worked on complex protocols before.

MIPI CPHY VIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MIPI CPHY VIP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Full MIPI CPHY Transmitter and Receiver functionality.
  • Supports 2.0 MIPI CPHY Specifications.
  • Supports up to 32 trio lanes.
  • Supports both serial and PPI functionality testing.
  • Supports PRBS Pattern generation.
  • Supports short and long packets
  • Supports BTA Operations.
  • Supports to set symbol clock
  • Supports to set lane skew between lanes in a trio for arrival of sot.
  • Supports all lane configuration
  • Supports multiple packets per transmission
  • Supports different SYNC word in serial and PPI.
  • Supports Calibration preamble formats in serial.
  • Supports ALP mode in serial and PPI.
  • Supports differential and single ended mode of operation
  • Various kind of Transmitter and Receiver errors generation and detection
    • SoT Error
    • SoT Sync Error
    • EoT Sync Error
    • Escape Entry Command Error
    • False Control Error
  • Status counters for various events in bus.
  • Operates as a Transmitter, Receiver
  • Monitor, Detects and notifies the test bench of all protocol and timing errors.
  • Callbacks in node transmitter, receiver and monitor for user processing of data.
  • MIPI CPHY Verification IP comes with complete test suite to test every feature of MIPI CPHY specification.
  • Functional coverage for complete MIPI CPHY features
Benefits
  • Faster testbench development and more complete verification of MIPI CPHY designs.
  • Easy to use command interface simplifies testbench control and configuration of Tx,Rx and monitor
  • Simplifies results analysis.
  • Runs in every major simulation environment.
MIPI CPHY Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's MIPI CPHY Verification env contains following.

  • Complete regression suite containing all the MIPI CPHY testcases.
  • Examples showing how to connect various components, and usage of Tx,Rx and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Give us your feedback

Was this page helpful?
Ask us a question or get help

Talk to Us

Partner with us

Develop Custom VIP's
Partner for design IP's

Send Enquiry

Quick Contact

A value is required.
A value is required.
A value is required.
A value is required.
Copyright © 2020 SmartDV Technologies India Private Limited All rights reserved.