• Home
  • About Us
  • Products
    • MIPI Verification IP's
      • >MIPI BIF VIP
        >MIPI CPHY VIP
        >MIPI CSI-2 VIP
        >MIPI CSI-3 VIP
        >MIPI DBI VIP
        >MIPI DigRF VIP
        >MIPI DPHY VIP
        >MIPI DPI VIP
        >MIPI DSI VIP
        >MIPI DSI-2 VIP
        >MIPI HSI VIP
        >MIPI HTI VIP
        >MIPI I3C VIP
        >MIPI LLI VIP
        >MIPI MPHY VIP
        >MIPI RFFE VIP
        >MIPI SLIMBUS VIP
        >MIPI SoundWire VIP
        >MIPI SPMI VIP
        >MIPI STP VIP
        >MIPI UniPro VIP
        >UFS VIP
    • Networking and SOC Verification IP's
      • >AMBA AHB VIP
        >AMBA APB VIP
        >AMBA ATB VIP
        >AVALAN VIP
        >Advanced VCI VIP
        >AMBA AXI VIP
        >Basic VCI VIP
        >AMBA CHI VIP
        >CPRI VIP
        >Ethernet VIP
        >Ethernet AVB VIP
        >EtherCAT VIP
        >G 999.1 VIP
        >Interlaken VIP
        >AMBA LPI VIP
        >OBSAI VIP
        >OCP VIP
        >OpenCAPI VIP
        >Peripheral VCI VIP
        >RapidIO VIP
        >SDIO VIP
        >SDIO 4.0 UHS-II VIP
        >USB 3.0/3.1/3.2/SSIC VIP
        >USB PD VIP
        >USB 1.0/2.0 VIP
        >Wishbone VIP
    • Automotive And Serial Bus Verification IP's
      • >ARINC 419 VIP
        >ARINC 429 VIP
        >ARINC 825 VIP
        >AVSBus VIP
        >CAN VIP
        >CJTAG IEEE 1149.7 VIP
        >DALI VIP
        >DMX VIP
        >FlexRay VIP
        >GCI VIP
        >I2C VIP
        >I2C/SMBus VIP
        >I2S VIP
        >IEC61162 VIP
        >SmartCard (IEC7816) VIP
        >JESD204 VIP
        >JESD207 VIP
        >JTAG IEEE 1149.1/1149.6 VIP
        >LIN VIP
        >LVDS VIP
        >Microwire VIP
        >MIL STD 1553 VIP
        >MIL STD 1773 VIP
        >NFC (ISO/IEC18092/14443/15693/ECMA340/NFC FORUM) VIP
        >PMBus VIP
        >SAE J1850 VIP
        >SENT (SAE J2716) VIP
        >Safe-by-Wire Plus VIP
        >SDI VIP
        >Simcard VIP
        >SMBus VIP
        >SpaceWire VIP
        >SPI (Serial Peripheral Interface) VIP
        >UART VIP
        >XSPI VIP
        >eSPI VIP
        >Octal SPI VIP
    • Storage And Video Verification IP's
      • >Camera Link HS VIP
        >Camera Parallel Interface (CPI) VIP
        >DDR2 Monitor VIP
        >DDR3 Monitor VIP
        >Display Port VIP
        >Embedded Display Port VIP
        >Fiber Channel VIP
        >HDMI 1.4/2.0 VIP
        >MHL VIP
        >PCI Express 1.0/2.0/3.0/4.0/5.0 VIP
        >PCI VIP
        >CCIX 3.0 VIP
        >SAS 4.0 VIP
        >SATA 1.5/2.0/3.x VIP
        >Serial Front Panel Data Port (SFPDP) VIP
        >SMPTE Serial Data Interface (SDI) VIP
        >SPDIF (IEC60958) VIP
        >VBYONE VIP
        >ARINC 818 VIP
    • Memory Models
      • >DDR Memory Model
        >DDR2 Memory Model
        >DDR3_3DS Memory Model
        >DDR3 Memory Model
        >DDR3L Memory Model
        >DDR4_3DS Memory Model
        >DDR4 Memory Model
        >DDR5 Memory Model
        >DFI Model
        >EDORAM Model
        >eMMC JESD84 Memory Model 4.0,4.5,5.0 and 5.1
        >FCRAM Memory Model
        >FPMRAM Memory Model
        >FRAM Memory Model
        >GDDR2 Memory Model
        >GDDR3 Memory Model
        >GDDR3L Memory Model
        >GDDR4 Memory Model
        >GDDR5 Memory Model
        >GDDR5X Memory Model
        >GDDR6 Memory Model
        >HBM3 Memory Model
        >HBM Memory Model
        >HMC Memory Model
        >Hyperbus Memory Model
        >Low Latency DRAM Memory Model
        >LPDDR Memory Model
        >LPDDR2 Memory Model
        >LPDDR3 Memory Model
        >LPDDR4 Memory Model
        >LPDDR5 Memory Model
        >LPSDR Memory Model
        >MRAM Memory Model
        >NAND Flash Memory Model
        >NVDIMM_P Memory Model
        >nvSRAM Memory Model
        >Open Nand Flash Interface ONFI
        >Parallel NOR Flash Memory Model
        >Parallel PCRAM Memory Model
        >PSRAM Memory Model
        >QDR2 Memory Model
        >QDR4 Memory Model
        >RDRAM Memory Model
        >RERAM Memory Model
        >RLDRAM Memory Model
        >RLDRAM2 Memory Model
        >RLDRAM3 Memory Model
        >SDRAM Memory Model
        >Serial Flash Memory Model
        >Serial NOR Flash Memory Model
        >Serial PCRAM Memory Model
        >SGRAM Memory Model
        >SLC NAND Memory Model
        >SRAM Memory Model
        >SSRAM Memory Model
        >Wide IO 2 Memory Model
        >Wide IO Memory Model
    • MIPI Synthesizable transactors
      • >MIPI CSI2 Transactor
        >MIPI DSI Transactor
        >MIPI DSI2 Transactor
        >MIPI I3C Transactor
        >MIPI RFFE Transactor
        >MIPI SPMI Transactor
        >MIPI Unipro Transactor
        >UFS Transactor
    • Networking and SOC Synthesizable transactors
      • >AHB Transactor
        >APB Transactor
        >AXI Transactor
        >Ethernet Transactor
        >Interlaken Transactor
        >RapidIO Transactor
        >SDIO Transactor
        >USB 2.x Transactor
    • Misc Synthesizable transactors
      • >ARINC 429 Transactor
        >CAN Bus Transactor
        >I2C Transactor
        >I2C/SMBUS Transactor
        >I2S Transactor
        >JESD204 Transactor
        >LIN Bus Transactor
        >MIL STD 1553 Transactor
        >PCI Transactor
        >PCI Express Transactor
        >SENT (SAE J2716) Transactor
        >SAS Transactor
        >SATA Transactor
        >Spacewire Bus Transactor
        >SPDIF Transactor
        >UART Transactor
    • Memory Synthesizable transactors
      • >DDR Transactor
        >DDR2 Transactor
        >DDR3 3DS Transactor
        >DDR3 Transactor
        >DDR4 3DS Transactor
        >DDR4 Transactor
        >DDR5 Transactor
        >EMMC Transactor
        >GDDR5 Transactor
        >GDDR5X Transactor
        >GDDR6 Transactor
        >HBM Transactor
        >HMC Transactor
        >LPDDR Transactor
        >LPDDR2 Transactor
        >LPDDR3 Transactor
        >LPDDR4 Transactor
        >LPDDR5 Transactor
    • Networking and SOC Assertion IP's
      • >AMBA APB AIP
        >AMBA AHB AIP
        >AMBA AXI AIP
        >AMBA ATB AIP
        >AMBA LPI AIP
        >OCP AIP
    • Memory Assertion IP's
      • >DDR AIP
        >DDR2 AIP
        >DDR3 AIP
        >DDR4 AIP
        >DDR5 AIP
        >DFI AIP
        >GDDR5 AIP
        >GDDR5X AIP
        >GDDR6 AIP
        >LPDDR AIP
        >LPDDR2 AIP
        >LPDDR3 AIP
        >LPDDR4 AIP
        >LPDDR5 AIP
        >SDRAM AIP
    • MIPI Post Silicon Validation IP's
      • >MIPI RFFE PSVIP
        >MIPI SPMI PSVIP
        >MIPI I3C PSVIP
    • Design IP's
      • >MIPI RFFE Slave
        >MIPI RFFE Master
        >MIPI SPMI Slave
        >MIPI SPMI Master
        >SPI Slave
        >SmartCard (IEC7816) Slave
        >MIPI BIF Slave
        >SAE J2716 Sensor
        >LIN Controller
        >I2S Master Controller
        >CAN Controller
        >I2C Slave
        >SPI/RFFE Slave
        >I2C/SPI/RFFE Slave
        >PCI Master Slave
        >SMBus Slave
        >AC97 Controller
        >MIL STD 1553
        >RAPIDIO EndPoint
        >10/100/1000M MAC
        >MIPI DSI-2 TX IP
        >MIPI DSI-2 RX IP
        >MIPI CSI-2 Tx IP
        >MIPI CSI-2 RX IP
        >MIPI I3C MASTER IIP
        >MIPI I3C SLAVE IIP
  • Customers
  • Partners
  • Support
  • Careers
  • Contact Us
Products

Interlaken Synthesizable VIP

Interlaken Synthesizable VIP

The Interlaken Synthesizable VIP is compliant with 1.2 specifications and verifies Interlaken interfaces. Interlaken is build on top of it to make it robust. Interlaken Synthesizable VIP provides a smart way to verify the Interlaken component of a SOC or a ASIC in Emulator or FPGA platform. Interlaken Synthesizable VIP is developed by experts in networking, who have developed networking products in companies like Intel, Cortina-Systems, Emulex, Cisco. We know what it takes to verify a networking product.

Features
  • Follows Interlaken specification as defined in Interlaken protocol definition v1.2
  • Supports Interlaken look aside protocol specification v1.0
  • Supports Interlaken retransmission extension specification 1.1
  • Supports multi-channel implementation as per the specification
  • Supports configurable number of serial lanes as per the specification
  • Supports configurable burst max and burst short sizes
  • Supports insertion of extra idle to guarantee the avoidance of burst short
  • Supports scheduling calendar logic in the transmitter to choose the order in which the channels are serviced
  • Supports optional scheduling enhancement to avoid unused bandwidth by using decision algorithm
  • Each burst of transmitting data is encapsulated with burst control words before and after the data
  • Supports configurable metaframe length
  • Supports per channel inband and out of band flow control or both
  • Supports Per-lane CRC-32 insertion into diagnostic words
  • Supports Per lane skew insertion to test lane alignment
  • Supports Configurable control to enable or disable the scrambler
  • Supports 64B/67B encoding with inversion bits controllable
  • Supports very flexible way to test sync and alignment for state machines at startup
  • Supports test pattern generation and checking
    • Supports PRBS31
    • Supports PRBS23
    • Supports PRBS7
    • Supports User defined pattern
  • Supports Following error injection:
    • Receive SerDes loses lock
    • Receive logic loses word boundary sync
    • Bad scrambler state
    • Lane alignment failure
    • Burst CRC24 Errors
    • Flow Control Errors
    • Unknown Control Word Types
    • Bad 64B/67B Code words
    • Diagnostic CRC32 Errors
    • All types of CRC error injection
    • Invalid coding for all control words
    • Error injection in metaframes
    • Short burst error injection
    • Invalid burst boundary
    • Test pattern error injection
  • Comes with Interlaken Tx BFM, Interlaken Rx BFM
  • Supports Interlaken interop recommendations 1.3 and 1.4
  • Rich set of configuration parameters to control Interlaken functionality
  • Supports 67 bit bus per lane or 1 bit serial lane to ease the debugging
  • Supports 32,20,16,10 and 8 bit serdes interface bus
  • Supports On-the-fly protocol and data checking
Benefits
  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms
Interlaken Synthesizable VIP Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's Interlaken Synthesizable env contains following:

  • Synthesizable transactors
  • Complete regression suite containing all the Interlaken testcases
  • Examples showing how to connect various components, and usage of Synthesizable VIP
  • Detailed documentation of all DPI, class, task and functions used in verification env
  • Documentation contains User's Guide and Release notes

Give us your feedback

Was this page helpful?
Ask us a question or get help

Talk to Us

Partner with us

Develop Custom VIP's
Partner for design IP's

Send Enquiry

Quick Contact

A value is required.
A value is required.

Leave this empty:

A value is required.
A value is required.
Copyright © 2018 SmartDV Technologies India Private Limited All rights reserved.