GDDR5 Synthesizable Memory Model provides a smart way to verify the GDDR5 component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's GDDR5 Synthesizable memory model is fully compliant with standard JESD212C Specification and provides the following features.
- Features
-
- Supports 100% of GDDR5 protocol standard JESD212C
- Supports all the GDDR5 commands as per the specs
- Supports all types of timing and protocol violation detection
- Supports up to 8GB device density
- Supports following device modes:
- Supports All Mode registers programming
- Checks for following:
- Check-points include power on, Initialization and power off rules
- State based rules, Active Command rules
- Read/Write Command rules etc
- All timing violations
- Supports Single ended interface for command, address and data
- Supports Double Data Rate (DDR) data (WCK)
- Supports Single Data Rate (SDR) command (CK)
- Supports Double Data Rate (DDR) addressing (CK)
- Supports Programmable Burst length: 8
- Supports Programmable read latency and write latency
- Supports Write data mask function via address bus
- Supports Data bus inversion (DBI) & address bus inversion (ABI)
- Supports Input/output PLL/DLL
- Supports Address training
- Supports cyclic redundancy check (CRC-8)
- Supports Programmable CRC read latency, write latency
- Supports Low Power modes
- Supports Auto & self refresh modes
- Supports Auto precharge option for each burst access
- Supports On-die termination (ODT) for all high-speed inputs
- Notifies the test bench of significant events such as transactions, warnings, timing and protocol violations
- Benefits
-
- Compatible with testbench writing using SmartDV's VIP
- All UVM sequences/testcases written with VIP can be reused
- Runs in every major emulators environment
- Runs in custom FPGA platforms
- GDDR5 Synthesizable VIP Env
-
SmartDV's GDDR5 Synthesizable VIP env contains following:
- Synthesizable transactors
- Complete regression suite containing all the GDDR5 testcases
- Examples showing how to connect various components, and usage of Synthesizable Memory model
- Detailed documentation of all DPI, class, task and function's used in verification env
- Documentation contains User's Guide and Release notes
