• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IP's
      • MIPI Verification IP's
      • Networking and SOC Verification IP's
      • Automotive And Serial Bus Verification IP's
      • Storage And Video Verification IP's
    • Memory Model's
      • DDR SDRAM Memory Models
      • Low Power Memory Models
      • Graphics Memory Models
      • Flash Memory Models
      • High Bandwidth Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
      • Non volatile Memory Models
      • DIMM Memory Models
      • Misc Memory Models
      • DFI Verification IP's
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IP (Assertion IP)
      • Networking and SOC Assertion IP's
      • DDR SDRAM Memory Assertion IP's
      • Low Power Memory Assertion IP's
      • Graphics Memory Assertion IP's
      • SDRAM Memory Assertion IP's
      • DFI Assertion IP's
      • Serial Assertion IP's
    • Post Silicon Validation IP's
      • MIPI Post Silicon Validation IP's
    • Design IP's
      • MIPI Design IP's
      • Networking and SOC Design IP's
      • DMA Controller Design IP's
      • Automotive Design IP's
      • Serial Bus Design IP's
      • Audio Video Design IP's
      • Memory Controller Design IP's
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

DDR4 AIP

DDR4 AIP

DDR4 Assertion IP provides an efficient and smart way to verify the DDR4 designs quickly without a testbench. The SmartDV's DDR4 Assertion IP is fully compliant with standard DDR4 Specification.

DDR4 AIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

DDR4 AIP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Specification Compliance
    • Supports DDR4 memory devices from all leading vendors.
    • Supports 100% of DDR4 protocol standard JESD79-4/JESD79-4A/JESD79-4A_r2 and JESD79-4B_draft.pdf.
    • Supports all the DDR4 commands as per the specs.
    • Supports for following Package Pin out and Addressing,
    • 2GB
    • 4GB
    • 8GB
    • 16GB
    • Supports the following devices.
    • X4
    • X8
    • X16
    • Supports all speed grades as per specification.
    • Quickly validates the implementation of the DDR4 standard JESD79-4/JESD79-4A/JESD79-4A_r2 and JESD79-4B_draft.pdf.
    • Supports Programmable Write latency and Read latency.
    • Supports Programmable burst lengths: 4,8.
    • Supports the following burst types.
    • Sequential
    • Interleave
    • Supports burst order.
    • Checks for following
    • Check-points include power up,initialization and power off rules,
    • State based rules, Active Command rules,
    • Read/Write Command rules etc.
    • All timing violations.
    • Supports for all Mode registers programming.
    • Supports for Data Mask and Data Bus Inversion(DBI).
    • Supports for write Leveling for calibrations.
    • Supports for Fine Granularity Refresh Mode.
    • Supports for ZQ Calibration commands.
    • Supports for DQ Vref training
    • Supports for CRC for Write Operations.
    • Supports for DLL features.
    • Supports for Multi purpose Register.
    • Supports for Per Dram Addressability.
    • Supports for CAL Mode Operation.
    • Supports for Command Address Parity features.
    • Supports for Control Gear down mode.
    • Supports for Maximum Power Saving mode.
    • Supports for both Synchronous and Asynchronous On-Die Termination modes.
    • Supports for Power Down features.
    • Supports for input clock stop and frequency change.
    • Supports for full-timing as well as behavioral versions in one model.
    • Supports for all timing delay ranges in one model: min, typical and max.
    • Constantly monitors DDR4 behavior during simulation.
    • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Assertion IP features
    • AIP includes:
    • System Verilog assertions
    • System Verilog assumptions
    • System Verilog cover properties
    • Synthesizable Verilog Auxiliary code
    • Support Master mode, Slave mode, Monitor mode and Constraint mode.
    • Supports Simulation mode (stimulus from SmartDV DDR4 VIP) and Formal mode (stimulus from Formal tool).
    • Rich set of parameters to configure DDR4 AIP functionality.
Benefits
  • Runs in every major formal and simulation environment.
DDR4 Assertion Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's DDR4 Assertion env contains following.

  • Detailed documentation of AIP usage.
  • Documentation also contains User's Guide and Release notes.

Give us your feedback

Was this page helpful?
Ask us a question or get help

Talk to Us

Partner with us

Develop Custom VIP's
Partner for design IP's

Send Enquiry

Quick Contact

A value is required.
A value is required.
A value is required.
A value is required.
Copyright © 2020 SmartDV Technologies India Private Limited All rights reserved.